ZHCSNM2A December 2021 – April 2022 ADC128S102-SEP
PRODUCTION DATA
The ADC128S102-SEP is a low-power, eight-channel, 12-bit ADC with specified performance specifications from 50 kSPS to 1 MSPS. The ADC128S102-SEP can be used at sample rates below 50 kSPS by powering the device down (deasserting CS) in between conversions. The Section 6.5 table highlights the clock frequency where ADC performance is specified. There is no limitation on periods of time for shutdown between conversions.