ZHCSPP4A june   2022  – july 2023 ADC12QJ1600-SP

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 说明（续）
  6. 5 Revision History
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics: DC Specifications
    6. 7.6  Electrical Characteristics: Power Consumption
    7. 7.7  Electrical Characteristics: AC Specifications
    8. 7.8  Switching Characteristics
    9. 7.9  Timing Requirements
    10. 7.10 Typical Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Analog Input
        1. 8.3.1.1 Analog Input Protection
        2. 8.3.1.2 Full-Scale Voltage (VFS) Adjustment
        3. 8.3.1.3 Analog Input Offset Adjust
        4. 8.3.1.4 ADC Core
          1. 8.3.1.4.1 ADC Theory of Operation
          2. 8.3.1.4.2 ADC Core Calibration
          3. 8.3.1.4.3 Analog Reference Voltage
          4. 8.3.1.4.4 ADC Over-range Detection
          5. 8.3.1.4.5 Code Error Rate (CER)
      2. 8.3.2 Temperature Monitoring Diode
      3. 8.3.3 Timestamp
      4. 8.3.4 Clocking
        1. 8.3.4.1 Converter PLL (C-PLL) for Sampling Clock Generation
        2. 8.3.4.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
        3. 8.3.4.3 Optional CMOS Clock Outputs (ORC, ORD)
        4. 8.3.4.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
          1. 8.3.4.4.1 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
          2. 8.3.4.4.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
      5. 8.3.5 JESD204C Interface
        1. 8.3.5.1  Transport Layer
        2. 8.3.5.2  Scrambler
        3. 8.3.5.3  Link Layer
        4. 8.3.5.4  8B or 10B Link Layer
          1. 8.3.5.4.1 Data Encoding (8B or 10B)
          2. 8.3.5.4.2 Multiiframes and the Local Multiframe Clock (LMFC)
          3. 8.3.5.4.3 Code Group Synchronization (CGS)
          4. 8.3.5.4.4 Initial Lane Alignment Sequence (ILAS)
          5. 8.3.5.4.5 Frame and Multiframe Monitoring
        5. 8.3.5.5  64B or 66B Link Layer
          1. 8.3.5.5.1 64B or 66B Encoding
          2. 8.3.5.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
            1. 8.3.5.5.2.1 Block, Multiblock and Extended Multiblock Alignment using Sync Header
              1. 8.3.5.5.2.1.1 Cyclic Redundancy Check (CRC) Mode
              2. 8.3.5.5.2.1.2 Forward Error Correction (FEC) Mode
          3. 8.3.5.5.3 Initial Lane Alignment
          4. 8.3.5.5.4 Block, Multiblock and Extended Multiblock Alignment Monitoring
        6. 8.3.5.6  Physical Layer
          1. 8.3.5.6.1 SerDes Pre-Emphasis
        7. 8.3.5.7  JESD204C Enable
        8. 8.3.5.8  Multi-Device Synchronization and Deterministic Latency
        9. 8.3.5.9  Operation in Subclass 0 Systems
        10. 8.3.5.10 Alarm Monitoring
          1. 8.3.5.10.1 Clock Upset Detection
          2. 8.3.5.10.2 FIFO Upset Detection
    4. 8.4 Device Functional Modes
      1. 8.4.1 Low Power Mode and High Performance Mode
      2. 8.4.2 JESD204C Modes
        1. 8.4.2.1 JESD204C Transport Layer Data Formats
        2. 8.4.2.2 64B or 66B Sync Header Stream Configuration
        3. 8.4.2.3 Redundant Data Mode (Alternate Lanes)
      3. 8.4.3 Power-Down Modes
      4. 8.4.4 Test Modes
        1. 8.4.4.1 Serializer Test-Mode Details
        2. 8.4.4.2 PRBS Test Modes
        3. 8.4.4.3 Clock Pattern Mode
        4. 8.4.4.4 Ramp Test Mode
        5. 8.4.4.5 Short and Long Transport Test Mode
          1. 8.4.4.5.1 Short Transport Test Pattern
        6. 8.4.4.6 D21.5 Test Mode
        7. 8.4.4.7 K28.5 Test Mode
        8. 8.4.4.8 Repeated ILA Test Mode
        9. 8.4.4.9 Modified RPAT Test Mode
      5. 8.4.5 Calibration Modes and Trimming
        1. 8.4.5.1 Foreground Calibration Mode
        2. 8.4.5.2 Background Calibration Mode
        3. 8.4.5.3 Low-Power Background Calibration (LPBG) Mode
      6. 8.4.6 Offset Calibration
      7. 8.4.7 Trimming
    5. 8.5 Programming
      1. 8.5.1 Using the Serial Interface
      2. 8.5.2 SCS
      3. 8.5.3 SCLK
      4. 8.5.4 SDI
      5. 8.5.5 SDO
      6. 8.5.6 Streaming Mode
      7. 8.5.7 SPI_Register_Map Registers
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Light Detection and Ranging (LiDAR) Digitizer
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Analog Front-End Requirements
          2. 9.2.1.2.2 Calculating Clock and SerDes Frequencies
        3. 9.2.1.3 Application Curves
    3. 9.3 Initialization Set Up
    4. 9.4 Power Supply Recommendations
      1. 9.4.1 Power Sequencing
    5. 9.5 Layout
      1. 9.5.1 Layout Guidelines
      2. 9.5.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Device Support
    2. 10.2 接收文档更新通知
    3. 10.3 支持资源
    4. 10.4 Trademarks
    5. 10.5 静电放电警告
    6. 10.6 术语表
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • ALR|144
散热焊盘机械数据 (封装 | 引脚)
订购信息

8.4.2.1 JESD204C Transport Layer Data Formats

The ADC core output samples are formatted in a specific fashion for each JMODE setting based on the transport layer settings for that JMODE. The following tables show the specific mapping formats for a single frame for each JMODE. The symbol definitions used in the JMODE tables is provided in Table 8-17. In all mappings the tail bits (T) are 0 (zero). All samples are formatted as MSB first, LSB last.

Table 8-17 JMODE Table Symbol Definitions
NOTATIONDESCRIPTION
AnSample n from channel A
BnSample n from channel B
CnSample n from channel C
DnSample n from channel D
TTail bits, always set to 0
Table 8-18 JMODE 0 (12-bit, 8/4/2 lanes, 8B/10B)
OCTET01234567
NIBBLE0123456789101112131415
D0A0A2A4A6A8T
D1A1A3A5A7A9T
D2B0B2B4B6B8T
D3B1B3B5B7B9T
D4 (Quad only)C0C2C4C6C8T
D5 (Quad only)C1C3C5C7C9T
D6 (Quad only)D0D2D4D6D8T
D7 (Quad only)D1D3D5D7D9T
Table 8-19 JMODE 1 (12-bit, 6/3/2 lanes, 8B/10B)
OCTET01
NIBBLE0123
D0A0[11:0]A1[11:8]
D1A1[7:0]

B0[11:4]

D2B0[3:0]B1[11:0]
D3C0[11:0]C1[11:8]
D4C1[7:0]D0[11:4]
D5D0[3:0]D1[11:0]
Table 8-20 JMODE 2 (8-bit, 4/2/1 lanes, 8B/10B)
OCTET0
NIBBLE01
D0A0
D1B0
D2C0
D3D0
Table 8-21 JMODE 3 (10-bit, 4/2/1 lanes, 8B/10B)
OCTET01234
NIBBLE0123456789
D0A0A1A2A3
D1B0B1B2B3
D2C0C1C2C3
D3D0D1D2D3
Table 8-22 JMODE 4 (12-bit, 3/2/1lanes, 64B/66B)
OCTET01
NIBBLE0123
D0A0[11:0]B0[11:8]
D1B0[7:0]C0[11:4]
D2C0[3:0]D0[11:0]
Table 8-23 JMODE 5 (8-bit, 2/1/1 lanes, 64B/66B)
OCTET01
NIBBLE0123
D0A0B0
D1C0D0
Table 8-24 JMODE 6 (12-bit, 6/3/2 lanes, 64B/66B)
OCTET01
NIBBLE0123
D0A0[11:0]A1[11:8]
D1A1[7:0]B0[11:4]
D2B0[3:0]B1[11:0]
D3C0[11:0]C1[11:8]
D4C1[7:0]D0[11:4]
D5D0[3:0]D1[11:0]
Table 8-25 JMODE 7 (8-bit, 4/2/1 lanes, 64B/66B)
OCTET0
NIBBLE01
D0A0
D1B0
D2C0
D3D0
Table 8-26 JMODE 8 (12-bit, 4/2/1 lanes, 64B/66B)
OCTET012
NIBBLE012345
D0A0A1
D1B0B1
D2C0C1
D3D0D1
Table 8-27 JMODE 9 (8-bit, 8/4/2lanes, 8B/10B)
OCTET0
NIBBLE01
D0A0
D1A1
D2B0
D3B1
D4C0
D5C1
D6D0
D7D1
Table 8-28 JMODE 10 (10-bit, 8/4/2 lanes, 8B/10B)
OCTET01234
NIBBLE0123456789
D0A0A2A4A6
D1A1A3A5A7
D2B0B2B4B6
D3B1B3B5B7
D4C0C2C4C6
D5C1C3C5C7
D6D0D2D4D6
D7D1D3D5D7
Table 8-29 JMODE 11 (12-bit, Dual/Single channel only, 8/4 lanes, 8B/10B)
OCTET01234567
NIBBLE0123456789101112131415
D0A0A4A8A12A16T
D1A1A5A9A13A17T
D2A2A6A10A14A18T
D3A3A7A11A15A19T
D4B0B4B8B12B16T
D5B1B5B9B13B17T
D6B2B6B10B14B18T
D7B3B7B11B15B19T
Table 8-30 JMODE 12 (8-bit, Dual/Single channel only, 8/4 lanes, 64B/66B)
OCTET0
NIBBLE01
D0A0
D1A1
D2A2
D3A3
D4B0
D5B1
D6B2
D7B3
Table 8-31 JMODE 13 (10-bit, Dual/Single channel only, 8/4lanes, 8B/10B)
OCTET01234
NIBBLE0123456789
D0A0A4A8A12
D1A1A5A9A13
D2A2A6A10A14
D3A3A7A11A15
D4B0B4B8B12
D5B1B5B9B13
D6B2B6B10B14
D7B3B7B11B15
Table 8-32 JMODE 14 (12-bit, 8/4/2 lanes, 64B/66B)
OCTET012
NIBBLE012345
D0A0A2
D1A1A3
D2B0B2
D3B1B3
D4C0C2
D5C1C3
D6D0D2
D7D1D3
Table 8-33 JMODE 15 (12-bit, Dual/Single channel only, 8/4 lanes, 64B/66B)
OCTET012
NIBBLE012345
D0A0A4
D1A1A5
D2A2A6
D3A3A7
D4B0B4
D5B1B5
D6B2B6
D7B3B7
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |