ZHCSP07A October   2021  – October 2024 ADC12DJ800 , ADC12QJ800 , ADC12SJ800

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Electrical Characteristics: DC Specifications
    6. 5.6  Electrical Characteristics: Power Consumption
    7. 5.7  Electrical Characteristics: AC Specifications
    8. 5.8  Timing Requirements
    9. 5.9  Switching Characteristics
    10. 5.10 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Device Comparison
      2. 6.3.2 Analog Input
        1. 6.3.2.1 Analog Input Protection
        2. 6.3.2.2 Full-Scale Voltage (VFS) Adjustment
        3. 6.3.2.3 Analog Input Offset Adjust
        4. 6.3.2.4 ADC Core
          1. 6.3.2.4.1 ADC Theory of Operation
          2. 6.3.2.4.2 ADC Core Calibration
          3. 6.3.2.4.3 Analog Reference Voltage
          4. 6.3.2.4.4 ADC Over-range Detection
          5. 6.3.2.4.5 Code Error Rate (CER)
      3. 6.3.3 Temperature Monitoring Diode
      4. 6.3.4 Timestamp
      5. 6.3.5 Clocking
        1. 6.3.5.1 Converter PLL (C-PLL) for Sampling Clock Generation
        2. 6.3.5.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
        3. 6.3.5.3 Optional CMOS Clock Outputs (ORC, ORD)
        4. 6.3.5.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
          1. 6.3.5.4.1 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
          2. 6.3.5.4.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
      6. 6.3.6 JESD204C Interface
        1. 6.3.6.1  Transport Layer
        2. 6.3.6.2  Scrambler
        3. 6.3.6.3  Link Layer
        4. 6.3.6.4  8B/10B Link Layer
          1. 6.3.6.4.1 Data Encoding (8B/10B)
          2. 6.3.6.4.2 Multiframes and the Local Multiframe Clock (LMFC)
          3. 6.3.6.4.3 Code Group Synchronization (CGS)
          4. 6.3.6.4.4 Initial Lane Alignment Sequence (ILAS)
          5. 6.3.6.4.5 Frame and Multiframe Monitoring
        5. 6.3.6.5  64B/66B Link Layer
          1. 6.3.6.5.1 64B/66B Encoding
          2. 6.3.6.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
            1. 6.3.6.5.2.1 Block, Multiblock and Extended Multiblock Alignment using Sync Header
              1. 6.3.6.5.2.1.1 Cyclic Redundancy Check (CRC) Mode
              2. 6.3.6.5.2.1.2 Forward Error Correction (FEC) Mode
          3. 6.3.6.5.3 Initial Lane Alignment
          4. 6.3.6.5.4 Block, Multiblock and Extended Multiblock Alignment Monitoring
        6. 6.3.6.6  Physical Layer
          1. 6.3.6.6.1 SerDes Pre-Emphasis
        7. 6.3.6.7  JESD204C Enable
        8. 6.3.6.8  Multi-Device Synchronization and Deterministic Latency
        9. 6.3.6.9  Operation in Subclass 0 Systems
        10. 6.3.6.10 Alarm Monitoring
          1. 6.3.6.10.1 Clock Upset Detection
          2. 6.3.6.10.2 FIFO Upset Detection
    4. 6.4 Device Functional Modes
      1. 6.4.1 Low Power Mode and High Performance Mode
      2. 6.4.2 JESD204C Modes
        1. 6.4.2.1 JESD204C Transport Layer Data Formats
        2. 6.4.2.2 64B/66B Sync Header Stream Configuration
        3. 6.4.2.3 Redundant Data Mode (Alternate Lanes)
      3. 6.4.3 Power-Down Modes
      4. 6.4.4 Test Modes
        1. 6.4.4.1 Serializer Test-Mode Details
        2. 6.4.4.2 PRBS Test Modes
        3. 6.4.4.3 Clock Pattern Mode
        4. 6.4.4.4 Ramp Test Mode
        5. 6.4.4.5 Short and Long Transport Test Mode
          1. 6.4.4.5.1 Short Transport Test Pattern
        6. 6.4.4.6 D21.5 Test Mode
        7. 6.4.4.7 K28.5 Test Mode
        8. 6.4.4.8 Repeated ILA Test Mode
        9. 6.4.4.9 Modified RPAT Test Mode
      5. 6.4.5 Calibration Modes and Trimming
        1. 6.4.5.1 Foreground Calibration Mode
        2. 6.4.5.2 Background Calibration Mode
        3. 6.4.5.3 Low-Power Background Calibration (LPBG) Mode
      6. 6.4.6 Offset Calibration
      7. 6.4.7 Trimming
    5. 6.5 Programming
      1. 6.5.1 Using the Serial Interface
      2. 6.5.2 SCS
      3. 6.5.3 SCLK
      4. 6.5.4 SDI
      5. 6.5.5 SDO
      6. 6.5.6 Streaming Mode
      7. 6.5.7 SPI_Register_Map Registers
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 Light Detection and Ranging (LiDAR) Digitizer
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
          1. 7.2.1.2.1 Analog Front-End Requirements
          2. 7.2.1.2.2 Calculating Clock and SerDes Frequencies
        3. 7.2.1.3 Application Curves
    3. 7.3 Initialization Set Up
    4. 7.4 Power Supply Recommendations
      1. 7.4.1 Power Sequencing
    5. 7.5 Layout
      1. 7.5.1 Layout Guidelines
      2. 7.5.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
    2. 8.2 接收文档更新通知
    3. 8.3 支持资源
    4. 8.4 Trademarks
    5. 8.5 静电放电警告
    6. 8.6 术语表
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5.6 Electrical Characteristics: Power Consumption

typical values at TA = 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage (VFS = 0.8 VPP), fIN = 97 MHz, AIN = –1 dBFS, fCLK = 800 MHz, filtered 1 VPP sine-wave clock applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in the Recommended Operating Conditions table
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
IVA19 1.9-V analog supply current Power mode 1a: Quad channel, JMODE 0 (12-bit, 8 lanes, 8B/10B encoding), FG calibration, PLL_EN = 0, fS = 0.8 GSPS, High Performance Mode 655 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 465 mA
IVD11 1.1-V digital supply current 395 mA
PDIS Power dissipation 2.18 W
IVA19 1.9-V analog supply current Power mode 1b: Dual channel, JMODE 0 (12-bit, 4 lanes, 8B/10B encoding), FG calibration, PLL_EN = 0,0.8 GSPS, High Performance Mode 390 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 350 mA
IVD11 1.1-V digital supply current 250 mA
PDIS Power dissipation 1.41 W
IVA19 1.9-V analog supply current Power mode 1c: Single channel, JMODE 0 (12-bit, 2 lanes, 8B/10B encoding), FG calibration, PLL_EN = 0, fS = 0.8 GSPS, High Performance Mode 253 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 316 mA
IVD11 1.1-V digital supply current 160 mA
PDIS Power dissipation 1.01 W
IVA19 1.9-V analog supply current Power mode 2a: Quad channel, JMODE 8 (12-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 0, fS = 0.8 GSPS, Low Power Mode 565 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 355 mA
IVD11 1.1-V digital supply current 330 mA
PDIS Power dissipation 1.83(1) W
IVA19 1.9-V analog supply current Power mode 2b: Dual channel, JMODE 8 (12-bit, 2 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 0, fS = 0.8 GSPS, Low Power Mode 345 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 306 mA
IVD11 1.1-V digital supply current 198 mA
PDIS Power dissipation 1.19(1) W
IVA19 1.9-V analog supply current Power mode 2c: Single channel, JMODE 8 (12-bit, 1 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 0, fS = 0.8 GSPS, Low Power Mode 235 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 283 mA
IVD11 1.1-V digital supply current 146 mA
PDIS Power dissipation 0.92(1) W
IVA19 1.9-V analog supply current Power mode 3a: Quad channel, JMODE 8 (12-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 1, PLLREF_SE = 1, fREF= 50 MHz, TRIGOUT± enabled, fS = 0.8 GSPS, Low Power Mode 565 mA
IVPLL19 PLL analog supply current 60 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.5 mA
IVA11 1.1-V analog supply current 340 mA
IVD11 1.1-V digital supply current 328 mA
PDIS Power dissipation 1.96(1) W
IVA19 1.9-V analog supply current Power mode 3b: Dual channel, JMODE 8 (12-bit, 2 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 1, PLLREF_SE = 1, fREF= 50 MHz, TRIGOUT± enabled, fS = 0.8 GSPS, Low Power Mode 345 mA
IVPLL19 PLL analog supply current 59 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.5 mA
IVA11 1.1-V analog supply current 290 mA
IVD11 1.1-V digital supply current 198 mA
PDIS Power dissipation 1.34(1) W
IVA19 1.9-V analog supply current Power mode 3c: Single channel, JMODE 8 (12-bit, 1 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 1, PLLREF_SE = 1, fREF= 50 MHz, TRIGOUT± enabled, fS = 0.8 GSPS, Low Power Mode 236 mA
IVPLL19 PLL analog supply current 60 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.5 mA
IVA11 1.1-V analog supply current 270 mA
IVD11 1.1-V digital supply current 146 mA
PDIS Power dissipation 1.05(1) W
IVA19 1.9-V analog supply current Power mode 4a: Quad channel, JMODE 7 (8-bit, 4 lanes, 64B/66B encoding), FG calibration, PLL_EN = 0, fS = 0.8 GSPS, Low Power Mode 543 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 333 mA
IVD11 1.1-V digital supply current 247 mA
PDIS Power dissipation 1.66 W
IVA19 1.9-V analog supply current Power mode 4b: Dual channel, JMODE 7 (8-bit, 2 lanes, 64B/66B encoding), FG calibration, PLL_EN = 0, fS = 0.8 GSPS, Low Power Mode 333 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 285 mA
IVD11 1.1-V digital supply current 149 mA
PDIS Power dissipation 1.11 W
IVA19 1.9-V analog supply current Power mode 4c: Single channel, JMODE 7 (8-bit, 1 lanes, 64B/66B encoding), FG calibration, PLL_EN = 0, fS = 0.8 GSPS, Low Power Mode 225 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 260 mA
IVD11 1.1-V digital supply current 110 mA
PDIS Power dissipation 0.83 W
IVA19 1.9-V analog supply current Power mode 5a: Quad channel, JMODE 0 (12-bit, 8 lanes, 8B/10B encoding), BG calibration, PLL_EN = 1, PLLREF_SE = 0, fREF= 50 MHz, TRIGOUT± enabled, fS = 0.8 GSPS, High Performance Mode 804 mA
IVPLL19 PLL analog supply current 60 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.5 mA
IVA11 1.1-V analog supply current 527 mA
IVD11 1.1-V digital supply current 389 mA
PDIS Power dissipation 2.67 W
IVA19 1.9-V analog supply current Power mode 5b: Dual channel, JMODE 0 (12-bit, 4 lanes, 8B/10B encoding), BG calibration, PLL_EN = 1, PLLREF_SE = 0, fREF= 50 MHz, TRIGOUT± enabled, 0.8 GSPS, High Performance Mode 526 mA
IVPLL19 PLL analog supply current 59 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.5 mA
IVA11 1.1-V analog supply current 395 mA
IVD11 1.1-V digital supply current 248 mA
PDIS Power dissipation 1.86 W
IVA19 1.9-V analog supply current Power mode 5c: Single channel, JMODE 0 (12-bit, 2 lanes, 8B/10B encoding), BG calibration, PLL_EN = 1, PLLREF_SE = 0, fREF= 50 MHz, TRIGOUT± enabled, fS = 0.8 GSPS, High Performance Mode 386 mA
IVPLL19 PLL analog supply current 59 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.5 mA
IVA11 1.1-V analog supply current 370 mA
IVD11 1.1-V digital supply current 158 mA
PDIS Power dissipation 1.46 W
IVA19 1.9-V analog supply current Power mode 6: Power-down enabled (PD = 1) 47 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 35 mA
IVD11 1.1-V digital supply current 33 mA
PDIS Power dissipation 0.155 W
(1) Low-power background (LPBG) calibration supply current and power dissipation numbers are in the calibration sleep state. The power dissipation in this mode increases to the background (BG) calibration power consumption during the calibration state. The sleep period can be controlled by the user and long sleep periods will average out the calibration state power dissipation contribution.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |