ZHCSEU3E July 2014 – June 2022 ADC3221 , ADC3222 , ADC3223 , ADC3224
PRODUCTION DATA
After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 8-16 and Table 8-5.
MIN | TYP | MAX | UNIT | |||
---|---|---|---|---|---|---|
t1 | Power-on delay from power up to active high RESET pulse | 1 | ms | |||
t2 | Reset pulse duration: active high RESET pulse duration | 10 | ns | |||
t3 | Register write delay from RESET disable to SEN active | 100 | ns |
If required, the serial interface registers may be cleared during operation either: