ZHCSDC0A
May 2014 – January 2015
ADC34J22
,
ADC34J23
,
ADC34J24
,
ADC34J25
PRODUCTION DATA.
1
特性
2
应用
3
说明
4
修订历史记录
5
Device Comparison Table
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Summary of Special Mode Registers
7.5
Thermal Information
7.6
Electrical Characteristics: ADC34J24, ADC34J25
7.7
Electrical Characteristics: ADC34J22, ADC34J23
7.8
Electrical Characteristics: General
7.9
AC Performance: ADC34J25
7.10
AC Performance: ADC34J24
7.11
AC Performance: ADC34J23
7.12
AC Performance: ADC34J22
7.13
Digital Characteristics
7.14
Timing Characteristics
7.15
Typical Characteristics: ADC34J25
7.16
Typical Characteristics: ADC34J24
7.17
Typical Characteristics: ADC34J23
7.18
Typical Characteristics: ADC34J22
7.19
Typical Characteristics: Common Plots
7.20
Typical Characteristics: Contour Plots
8
Parameter Measurement Information
8.1
Timing Diagrams
9
Detailed Description
9.1
Overview
9.2
Functional Block Diagram
9.3
Feature Description
9.3.1
Analog Inputs
9.3.2
Clock Input
9.3.2.1
SNR and Clock Jitter
9.3.2.2
Input Clock Divider
9.3.3
Power-Down Control
9.3.4
Internal Dither Algorithm
9.3.5
JESD204B Interface
9.3.5.1
JESD204B Initial Lane Alignment (ILA)
9.3.5.2
JESD204B Test Patterns
9.3.5.3
JESD204B Frame Assembly
9.3.5.4
Digital Outputs
9.4
Device Functional Modes
9.4.1
Digital Gain
9.4.2
Overrange Indication
9.5
Programming
9.5.1
Serial Interface
9.5.1.1
Register Initialization
9.5.1.1.1
Serial Register Write
9.5.1.1.2
Serial Register Readout
9.5.2
Register Initialization
9.5.3
Start-Up Sequence
9.6
Register Map
9.6.1
Serial Register Description
10
Application and Implementation
10.1
Application Information
10.2
Typical Applications
10.2.1
Driving Circuit Design: Low Input Frequencies
10.2.1.1
Design Requirements
10.2.1.2
Detailed Design Procedure
10.2.1.3
Application Curve
10.2.2
Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz
10.2.2.1
Design Requirements
10.2.2.2
Detailed Design Procedure
10.2.2.3
Application Curve
10.2.3
Driving Circuit Design: Input Frequencies Greater than 230 MHz
10.2.3.1
Design Requirements
10.2.3.2
Detailed Design Procedure
10.2.3.3
Application Curve
11
Power-Supply Recommendations
12
Layout
12.1
Layout Guidelines
12.2
Layout Example
13
器件和文档支持
13.1
相关链接
13.2
商标
13.3
静电放电警告
13.4
术语表
14
机械封装和可订购信息
封装选项
机械数据 (封装 | 引脚)
RGZ|48
MPQF123F
散热焊盘机械数据 (封装 | 引脚)
RGZ|48
QFND131R
订购信息
zhcsdc0a_oa
zhcsdc0a_pm
8 Parameter Measurement Information
8.1 Timing Diagrams
1. Overall latency = ADC latency + t
D
.
2. x = A for channel A and B for channel B.
Figure 143. ADC Latency
1. x = A for channel A, B for channel B, C for channel C, and D for channel D.
Figure 144. SYNC~ Latency in CGS Phase (Two-Lane Mode)
1. x = A for channel A, B for channel B, C for channel C, and D for channel D.
Figure 145. SYNC~ Latency in ILAS Phase (Two-Lane Mode)
Figure 146. SYSREF Timing (Subclass 1)
Figure 147. SYNC~ Timing (Subclass 2)
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|