ZHCSLJ1C July 2020 – December 2022 ADC3541 , ADC3542 , ADC3543
PRODUCTION DATA
The low power CMOS interface supports single data rate (SDR) and double data rate (DDR) output options. In SDR and DDR output mode the output clock is generated inside the ADC354x. The different interface options are configured using SPI register writes.