ZHCSMB7A October 2020 – May 2022 ADC3641 , ADC3642 , ADC3643
PRODUCTION DATA
The low power CMOS interface supports a double data rate (DDR) output interface. In DDR output mode the output clock is generated inside the ADC364x. The digital interface can be configured using SPI register writes.