4 Revision History
Changes from Revision A (October 2020) to Revision B (March 2022)
- Changed the output clock jitter unit from ps to ps pk-pk in the Timing RequirementsGo
- Changed the ADC latency CMOS 2-wire NOM value from 1 to 2 and 1/2-wire NOM value from 2 to 1Go
- Changed Figure 8-3
Go
- Added GND symbol to REFGND pin for all voltage reference option
diagramsGo
- Added the Output Bit Mapper sectionGo
- Added default power up
configuration summary Table 8-11
Go
- Updated power-up initialization diagram
Figure 9-4 with the correct indexing Go
Changes from Revision * (September 2020) to Revision A (October 2020)
- Added Updated characterization data for tCD and tDV
Go
- Added condition to resynch during operation to the SYNC
sectionGo
- added wait condition of 200000 clock cyclesGo