米6体育平台手机版

ZHCSNC4B February 2021 – September 2022 ADC3661 , ADC3662 , ADC3663

PRODUCTION DATA

封装选项

机械数据 (封装 | 引脚)

RSB|40
- MPQF185C

散热焊盘机械数据 (封装 | 引脚)

RSB|40
- QFND255H

订购信息

9.2 Initialization Set Up

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 9-6.

Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal bandgap reference will power up and settle out in ~ 2ms.
Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock cycles.
Begin programming using SPI interface.

Figure 9-6 Initialization of serial registers after power up

Table 9-5 Power-up timing

		MIN	UNIT
t₁	Power-on delay: delay from power up to logic level of REFBUF pin	2	ms
t₂	Delay from REFBUF pin logic level to RESET rising edge	100	ns
t₃	RESET pulse width	1	us
t₄	Delay from RESET disable to SEN active	~ 200000	clock cycles