米6体育平台手机版

ZHCSQZ9A March 2022 – October 2022 ADS117L11

PRODUCTION DATA

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)

RUK|20

散热焊盘机械数据 (封装 | 引脚)

订购信息

zhcsqz9a_pm

8.5.7 Read Conversion Data

Conversion data are read by taking CS low and by applying SCLK to shift out data directly (no command is used). Conversion data are buffered, which allows data to be read up to one f_MOD clock cycle before the next DRDY falling edge. Conversion data may be read multiple times until the next conversion data are ready. If the register read command was sent in the previous frame then register data replaces the conversion data.

Figure 8-33 shows an example of reading the 16-bit conversion data with the STATUS and CRC bytes disabled.

A. Before the first SCLK, SDO/DRDY is the previous state when SDO_MODE = 0b. Otherwise, SDO/DRDY follows DRDY.

B. The data field is two bytes.

C. In synchronized and start/stop control modes, DRDY returns high at the eighth SCLK falling edge. In one-shot control mode, DRDY remains low until a new conversion is started.

Figure 8-33 Conversion Data Read, Short Format

Figure 8-34 is an example of the long-format read data operation, which includes the STATUS header byte and the CRC byte. This example also shows the optional use of a full-duplex transmission when a register command is input at the same time the conversion data are output. If no input command is desired, the input bytes are 00h, 00h, and D7h. The output CRC (CRC-OUT) code computation includes the STATUS byte. If the conversion data readback is stopped after the eighth SCLK of the MSB data, DRDY returns high and the DRDY bit of the STATUS header goes low to indicate a data-read attempt.

A. Optional CRC byte. If the CRC is disabled, the frame shortens by one byte.

B. Optional STATUS header. If STATUS is disabled, the frame shortens by one byte.

C. The data field is two bytes.

D. If the SDO_MODE bit = 0, the previous state of SDO/DRDY remains until SCLK begins. Otherwise, SDO/DRDY follows DRDY.

E. In synchronized and start/stop control modes, DRDY returns high at the 16th SCLK falling edge (eighth bit of the MS data byte). In one-shot control mode, DRDY stays low until a new conversion is started.

Figure 8-34 Conversion Data Read, Long Format

Conversion data can be read asynchronous to DRDY. However, when conversion data are read close to the DRDY falling edge, there is uncertainty whether previous data or new data are output. If the SCLK shift operation starts at least one f_MOD clock cycle before the DRDY falling edge, then old data are provided. If the shift operation starts at least one f_MOD clock cycle afterDRDY, then new data are output. The DRDY bit of the STATUS header indicates if the data are old (previously read data) or new.