ZHCSJY1A June 2019 – January 2021 ADS125H01
PRODUCTION DATA
Figure 9-20 shows an example register write operation to register address 02h (command = 42h). For this register address (02h), take CS1 low. The first byte output from the ADC is always FFh. The host calculates the CRC of the two input command bytes. The Out CRC-2 byte is the ADC-calculated, output CRC based on the received command bytes. If the CRC values match, the command is executed beginning at the last SCLK of the fourth byte in the sequence. Forcing the chip select high before the command completes results in command termination. Toggle the chip select low-to-high between command operations.
The following sections detail the input and output byte sequence corresponding to each command. See the Section 9.5.4 section for the notation used for the CRC.