ZHCS146C December 2011 – April 2020 ADS1291 , ADS1292 , ADS1292R
PRODUCTION DATA.
PIN | FUNCTION | DESCRIPTION | ||
---|---|---|---|---|
NO. | PBS (TQFP) | RSM (VQFN) | ||
1 | PGA1N | PGA1N | Analog output | PGA1 inverting output |
2 | PGA1P | PGA1P | Analog output | PGA1 noninverting output |
3 | IN1N(1) | IN1N(1) | Analog input | Differential analog negative input 1 |
4 | IN1P(1) | IN1P(1) | Analog input | Differential analog positive input 1 |
5 | IN2N(1) | IN2N(1) | Analog input | Differential analog negative input 2 |
6 | IN2P(1) | IN2P(1) | Analog input | Differential analog positive input 2 |
7 | PGA2N | PGA2N | Analog output | PGA2 inverting output |
8 | PGA2P | PGA2P | Analog output | PGA2 noninverting output |
9 | VREFP | VREFP | Analog input/output | Positive reference voltage |
10 | VREFN | VREFN | Analog input | Negative reference voltage; must be connected to AVSS |
11 | VCAP1 | VCAP1 | — | Analog bypass capacitor |
12 | AVDD | AVDD | Supply | Analog supply |
13 | AVSS | AVSS | Supply | Analog ground |
14 | CLKSEL | CLKSEL | Digital input | Master clock select |
15 | PWDN/RESET | PWDN/RESET | Digital input | Power-down or system reset; active low |
16 | START | START | Digital input | Start conversion |
17 | CLK | CLK | Digital input | Master clock input |
18 | CS | CS | Digital input | Chip select |
19 | DIN | DIN | Digital input | SPI data in |
20 | SCLK | SCLK | Digital input | SPI clock |
21 | DOUT | DOUT | Digital output | SPI data out |
22 | DRDY | DRDY | Digital output | Data ready; active low |
23 | DVDD | DVDD | Supply | Digital power supply |
24 | DGND | DGND | Supply | Digital ground |
25 | GPIO2/RCLK2 | GPIO2/RCLK2 | Digital input/output | General-purpose I/O 2 or resp clock 2 (ADS1292R) |
26 | GPIO1/RCLK1 | GPIO1/RCLK1 | Digital input/output | General-purpose I/O 1 or resp clock 1 (ADS1292R) |
27 | VCAP2 | VCAP2 | — | Analog bypass capacitor |
28 | RLDINV | RLDINV | Analog input | Right leg drive inverting input; connect to AVDD if not used |
29 | RLDIN/ RLDREF | RLDIN/ RLDREF | Analog input | Right leg drive input to MUX or RLD amplifier noninverting input; connect to AVDD if not used |
30 | RLDOUT | RLDOUT | Analog output | Right leg drive output |
31 | RESP_MODP/ IN3P(1) | RESP_MODP/ IN3P(1) | Analog output/input | P-side respiration excitation signal for respiration (analog output) or auxiliary input 3P (analog input) |
32 | RESP_MODN/ IN3N(1) | RESP_MODN/ IN3N(1) | Analog output/input | N-side respiration excitation signal for respiration (analog output) or auxiliary input 3N (analog input) |
Power Pad | — | Pad | — | Thermal pad; must be connected to AVSS |