ZHCS146C December 2011 – April 2020 ADS1291 , ADS1292 , ADS1292R
PRODUCTION DATA.
This register controls the selection of the positive and negative signals from each channel for right leg drive derivation. See the Right Leg Drive (RLD DC Bias Circuit) subsection of the ECG-Specific Functions section for details.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CHOP1 | CHOP0 | PDB_RLD | RLD_LOFF_
SENS |
RLD2N | RLD2P | RLD1N | RLD1P |
Bits[7:6] | CHOP[1:0]: Chop frequency | |
These bits determine PGA chop frequency
00 = fMOD / 16 01 = Reserved 10 = fMOD / 2 11 = fMOD / 4 |
||
Bit 5 | PDB_RLD: RLD buffer power | |
This bit determines the RLD buffer power state.
0 = RLD buffer is powered down (default) 1 = RLD buffer is enabled |
||
Bit 4 | RLD_LOFF_SENSE: RLD lead-off sense function | |
This bit enables the RLD lead-off sense function.
0 = RLD lead-off sense is disabled (default) 1 = RLD lead-off sense is enabled |
||
Bit 3 | RLD2N: Channel 2 RLD negative inputs | |
This bit controls the selection of negative inputs from channel 2 for right leg drive derivation.
0 = Not connected (default) 1 = RLD connected to IN2N |
||
Bit 2 | RLD2P: Channel 2 RLD positive inputs | |
This bit controls the selection of positive inputs from channel 2 for right leg drive derivation.
0 = Not connected (default) 1 = RLD connected to IN2P |
||
Bit 1 | RLD1N: Channel 1 RLD negative inputs | |
This bit controls the selection of negative inputs from channel 1 for right leg drive derivation.
0 = Not connected (default) 1 = RLD connected to IN1N |
||
Bit 0 | RLD1P: Channel 1 RLD positive inputs | |
This bit controls the selection of positive inputs from channel 1 for right leg drive derivation.
0 = Not connected (default) 1 = RLD connected to IN1P |