ZHCSMK4A september 2022 – july 2023 ADS131B26-Q1
PRODUCTION DATA
The communication related monitors (SPI CRC, SPI timeout, and SCLK counter) are explained in detail in the Serial Interface Communication Structure section.
In addition, the register access monitor indicates if a read or write register access was attempted to register addresses FFh or beyond. Writing to or reading from not specified register addresses within the address range from 00h to FEh does not trigger a fault indication. The data and register address returned when reading from a non-existing register is all 0s.