ZHCSMK4A september 2022 – july 2023 ADS131B26-Q1
PRODUCTION DATA
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
POWER SUPPLY | ||||||
Power supply | APWR to AGND | 4 | 16 | V | ||
APWR = AVDD to AGND (APWR shorted to AVDD, AVDD LDO bypassed) |
2.9 | 3.3 | 3.6 | |||
DPWR to DGND | 4 | 16 | ||||
DPWR = IOVDD to DGND (DPWR shorted to IOVDD, IOVDD LDO bypassed) |
2.9 | 3.3 | 5.5 | |||
AGND, AGNDy to DGND | –0.2 | 0 | 0.2 | |||
ANALOG INPUTS ADC1A, ADC1B(1) | ||||||
VCPy, VCNy | Absolute input voltage | Gain = 4, 8, 16, 32 | AGND – 0.3125 | AVDD – 2.4 | V | |
VIN1y | Differential input voltage | VIN1y = VCPy – VCNy | –VREFy / Gain | VREFy / Gain | V | |
ANALOG INPUTS ADC2A, ADC2B(1) | ||||||
VVxy | Absolute input voltage | Gain = 1, 2 | AGND – 0.1 | AVDD – 1.2 | V | |
Gain = 4 | AGND – 0.3125 | AVDD – 2.4 | ||||
VIN2y | Differential input voltage | VIN2y = VVxy – VAGNDy or VIN2y = VVxy – V7y |
–VREFy / Gain | VREFy / Gain | V | |
ANALOG INPUTS ADC3A, ADC3B(1) | ||||||
VVPy, VVNy | Absolute input voltage | Gain = 1, 2 | AGND – 0.1 | AVDD – 1.2 | V | |
Gain = 4 | AGND – 0.3125 | AVDD – 2.4 | V | |||
VIN3y | Differential input voltage | VIN3y = VVPy – VVNy | –VREFy / Gain | VREFy / Gain | V | |
EXTERNAL CLOCK SOURCE(2) | ||||||
fCLK | External clock frequency | 7.8 | 8.192 | 8.4 | MHz | |
Duty cycle | 40% | 50% | 60% | |||
DIGITAL INPUTS | ||||||
Input voltage | CSn, SCLK, SDI, SDO, RESETn, DRDYn, CLK, GPIO0/MHD, GPIO1, GPIO2/FAULT, GPIO3/OCCA, GPIO4/OCCB | DGND | IOVDD | V | ||
GPIO0A, GPIO1A | AGNDA | AVDD | ||||
GPIO0B, GPIO1B | AGNDB | AVDD | ||||
EXTERNAL CAPACITORS | ||||||
Capacitor value(3) | APWR, DPWR | 1 | µF | |||
AVDD, IOVDD | 0.5 | 1 | 2 | |||
RCAPA, RCAPB | 0.5 | 1 | 1.4 | |||
DCAP | 220 | nF | ||||
TEMPERATURE RANGE | ||||||
TA | Specified ambient temperature | –40 | 105 | °C | ||
Operating ambient temperature | –45 | 125 |