tCLK |
Master clock period |
444 |
588 |
444 |
588 |
ns |
tCSSC |
Delay time, first SCLK rising edge after CS falling edge |
6 |
|
17 |
|
ns |
tSCLK |
SCLK period |
50 |
|
66.6 |
|
ns |
tSPWH, L |
Pulse duration, SCLK high or low |
15 |
|
25 |
|
ns |
tDIST |
Setup time, DIN valid before SCLK falling edge |
10 |
|
10 |
|
ns |
tDIHD |
Hold time, DIN valid after SCLK falling edge |
10 |
|
11 |
|
ns |
tCSH |
Pulse duration, CS high |
2 |
|
2 |
|
tCLK |
tSCCS |
Delay time, CS rising edge after final SCLK falling edge |
4 |
|
4 |
|
tCLK |
tSDECODE |
Command decode time |
4 |
|
4 |
|
tCLK |
tDISCK2ST |
Setup time, DAISY_IN valid before SCLK rising edge |
10 |
|
10 |
|
ns |
tDISCK2HT |
Hold time, DAISY_IN valid after SCLK rising edge |
10 |
|
10 |
|
ns |