ZHCSDS3C May 2015 – April 2018 ADS52J90
PRODUCTION DATA.
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
LINK_LAYER_TESTMODES | TX_SYNC_
REQ |
RELEASE_ILA | 0 | JESD_RESET2 | |||
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
JESD_RESET3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
15-13 | LINK_LAYER_TESTMODES | R/W | 0h | 000 = Normal operation
001 = D21.5 (1010101010) is transmitted on all lanes 010 = /K28.5/ is transmitted on all lanes 011 = ILA sequence is continuously transmitted on all lanes 100 = Pseudo-random pattern of 120 bits is transmitted on all lanes All other combinations are invalid. |
12 | TX_SYNC_REQ | R/W | 0h | 0 = Sync reinitialization request disabled (normal operation)
1 = A stream of /K28.5/ symbols are transmitted, requesting link reinitialization. After transmission, the /K28.5/ characters enter into a link initialization state; see section 5.3.3.7 of the JESD204B document for further details. |
11-10 | RELEASE_ILA | R/W | 0h | 000 = Default value
The value of this register determines the LMFC edge that the transmitter enters in the ILA phase from the code group synchronization. This setting is useful for adjusting the deterministic latency value; see the Data Link Layer section. |
9 | 0 | R/W | 0h | Must write 0 |
8 | JESD_RESET2 | R/W | 0h | 0 = SYNC~ and SYSREF events reset the phase of JESD and non-JESD blocks (demodulator, test pattern generator, and clock dividers)
1 = SYNC~ and SYSREF events do not reset the phase of JESD block and clock dividers but do reset the phase of the demodulator and test pattern generator |
7 | JESD_RESET3 | R/W | 0h | 0 = SYNC~ and SYSREF events reset the phase of JESD and non-JESD blocks (demodulator, test pattern generator, and clock dividers)
1 = Immediately after setting this bit to 1, the first SYNC~ and SYSREF event resets the phase of the JESD and non-JESD blocks. Subsequent SYNC~ and SYSREF events do not reset the phase of the JESD block and clock dividers but do reset the phase of the demodulator and test pattern generator. |
6-0 | 0 | R/W | 0h | Must write 0 |