ZHCSE42D April 2015 – April 2019 ADS54J60
PRODUCTION DATA.
Figure 140 and Table 76 show the timing for a hardware reset.
MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|
t1 | Power-on delay: delay from power up to active high RESET pulse | 1 | ms | ||
t2 | Reset pulse duration: active high RESET pulse duration | 10 | ns | ||
t3 | Register write delay: delay from RESET disable to SEN active | 100 | ns |