ZHCSE42D April 2015 – April 2019 ADS54J60
PRODUCTION DATA.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
FORCE LMFC COUNT | LMFC COUNT INIT | RELEASE ILANE SEQ | |||||
R/W-0h | R/W-0h | R/W-0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | FORCE LMFC COUNT | R/W | 0h | This bit forces the LMFC count.
0 = Normal operation 1 = Enables using a different starting value for the LMFC counter |
6-2 | LMFC COUNT INIT | R/W | 0h | When SYSREF transmits to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the receiver can be synchronized early because it receives the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled. |
1-0 | RELEASE ILANE SEQ | R/W | 0h | These bits delay the generation of the lane alignment sequence by 0, 1, 2 or 3 multi frames after the code group synchronization.
00 = 0 01 = 1 10 = 2 11 = 3 |