ZHCSJS8 May 2019 ADS7138
ADVANCE INFORMATION for pre-production products; subject to change without notice.
The variation in ADC offset error resulting from changes in temperature or AVDD can be calibrated by setting the CAL bit in the GENERAL_CFG register. The CAL bit is reset to 0 after calibration. The host can poll the CAL bit to check the ADC offset calibration completion status.