ZHCSJ06B November 2017 – September 2022 ADS7142-Q1
PRODUCTION DATA
On power up, the device calibrates the offset and calculates the address from the resistors connected on the ADDR pin. During this time, the device keeps BUSY/RDY high.
The device can be reset by cycling power on the AVDD pin, by a general call (00h) followed by software reset (06h), or by writing the WKEY register followed by setting the bit in the DEVICE_RESET register.
When cycling power on the AVDD pin and on general call (00h) followed by software reset (06h), all the device configurations are reset, and the device initiates an offset calibration and re-evaluates the I2C address.
When setting the bit in the DEVICE_RESET register, all the device configurations except latched flags for the digital window comparator and the WKEY register are reset, The device does not initiate offset calibration and does not re-evaluate the I2C address.