ZHCSKR7A February 2020 – February 2020 ADS8355
PRODUCTION DATA.
The device supports a standby mode of operation where the ADCs and the internal oscillator are powered down to save power. The internal reference, if already enabled, stays enabled and the contents of the REFDAC_A and REFDAC_B registers are retained to enable faster power-up to a normal mode of operation.
Standby mode is enabled by programming the PD_KEY register with 0x09h followed by setting the STANDBY bit in the PD_STANDBY register with logic high. See the Register Map section for the register setting information. See the Register Read/Write Operation section for timing information for register access.
Standby mode is disabled by programming the PD_KEY register with 0x09h followed by setting the STANDBY bit in the PD_STANDBY register with logic low. After existing standby mode, a delay of 10 µs must elapse for the internal circuits to power up and resume normal operation.