ZHCSKR7A February 2020 – February 2020 ADS8355
PRODUCTION DATA.
The device supports a PD (power-down) mode of operation where all internal blocks except the interface and I/O are powered down to save power.
PD mode is enabled by programming the PD_KEY register with 0x09h followed by setting the PD_EN bit in the PD_STANDBY register with logic high. See the Register Map section for the register setting information. See the Register Read/Write Operation section for timing information for register access.
PD mode is disabled by programming the PD_KEY register with 0x09h followed by setting the PD_EN bit in the PD_STANDBY register with logic low. After exiting PD mode, a delay of 1 ms must elapse with the external reference mode and 3 ms must elapse with the internal reference mode for the internal circuits to power up and resume normal operation.