ZHCSBG8B May   2013  – March 2019 ADS8864

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     Device Images
      1.      ADC 电源无需独立的 LDO
  4. 4 修订历史记录
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements: 3-Wire Operation
    7. 7.7 Timing Requirements: 4-Wire Operation
    8. 7.8 Timing Requirements: Daisy-Chain
    9. 7.9 Typical Characteristics
  8. 8 Parameter Measurement Information
    1. 8.1 Equivalent Circuits
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Analog Input
      2. 9.3.2 Reference
      3. 9.3.3 Clock
      4. 9.3.4 ADC Transfer Function
    4. 9.4 Device Functional Modes
      1. 9.4.1 CS Mode
        1. 9.4.1.1 3-Wire CS Mode Without a Busy Indicator
        2. 9.4.1.2 3-Wire CS Mode With a Busy Indicator
        3. 9.4.1.3 4-Wire CS Mode Without a Busy Indicator
        4. 9.4.1.4 4-Wire CS Mode With a Busy Indicator
      2. 9.4.2 Daisy-Chain Mode
        1. 9.4.2.1 Daisy-Chain Mode Without a Busy Indicator
        2. 9.4.2.2 Daisy-Chain Mode With a Busy Indicator
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 ADC Reference Driver
      2. 10.1.2 ADC Input Driver
        1. 10.1.2.1 Input Amplifier Selection
        2. 10.1.2.2 Charge-Kickback Filter
    2. 10.2 Typical Applications
      1. 10.2.1 DAQ Circuit for a 2.5-µs, Full-Scale Step Response
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
      2. 10.2.2 DAQ Circuit for Lowest Distortion and Noise Performance at 400 kSPS
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
      3. 10.2.3 Ultralow-Power DAQ Circuit at 10 kSPS
        1. 10.2.3.1 Design Requirements
        2. 10.2.3.2 Detailed Design Procedure
  11. 11Power Supply Recommendations
    1. 11.1 Power-Supply Decoupling
    2. 11.2 Power Saving
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13器件和文档支持
    1. 13.1 文档支持
      1. 13.1.1 相关文档
    2. 13.2 接收文档更新通知
    3. 13.3 社区资源
    4. 13.4 商标
    5. 13.5 静电放电警告
    6. 13.6 术语表
  14. 14机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7.9 Typical Characteristics

at TA = 25°C, AVDD = 3 V, DVDD = 3 V, VREF = 5 V, and fSAMPLE = 400 kSPS (unless otherwise noted)
ADS8864 C001_SBAS572.png
Figure 4. Typical INL (VREF = 2.5 V)
ADS8864 C003_SBAS572.png
Figure 6. Typical INL (VREF = 5 V)
ADS8864 C005_SBAS572.png
Figure 8. INL vs Temperature
ADS8864 C007_SBAS572.png
Figure 10. INL vs Reference Voltage
ADS8864 C009_SBAS572.png
Figure 12. DC Input Histogram (VREF = 2.5 V)
ADS8864 C011_SBAS572.png
Figure 14. Typical FFT (VREF = 2.5 V)
ADS8864 C013_SBAS572.png
Figure 16. SNR vs Reference Voltage
ADS8864 C015_SBAS572.png
Figure 18. ENOB vs Reference Voltage
ADS8864 C017_SBAS572.png
Figure 20. SFDR vs Reference Voltage
ADS8864 C019_SBAS572.png
Figure 22. SINAD vs Temperature
ADS8864 C021_SBAS572.png
Figure 24. THD vs Temperature
ADS8864 C023_SBAS572.png
Figure 26. SNR vs Input Frequency
ADS8864 C025_SBAS572.png
Figure 28. ENOB vs Input Frequency
ADS8864 C027_SBAS572.png
Figure 30. SFDR vs Input Frequency
ADS8864 C029_SBAS572.png
Figure 32. Power Consumption vs Temperature
ADS8864 C031_SBAS572.png
Figure 34. Power Consumption vs Throughput
ADS8864 C033_SBAS572.png
Figure 36. Offset vs Temperature
ADS8864 C007_SBAS569.png
Figure 38. Typical Distribution of Gain Error
ADS8864 C009_SBAS569.png
Figure 40. Typical Distribution of Differential Nonlinearity (Minimum and Maximum)
ADS8864 C002_SBAS572.png
Figure 5. Typical DNL (VREF = 2.5 V)
ADS8864 C004_SBAS572.png
Figure 7. Typical DNL (VREF = 5 V)
ADS8864 C006_SBAS572.png
Figure 9. DNL vs Temperature
ADS8864 C008_SBAS572.png
Figure 11. DNL vs Reference Voltage
ADS8864 C010_SBAS572.png
Figure 13. DC Input Histogram (VREF = 5 V)
ADS8864 C012_SBAS572.png
Figure 15. Typical FFT (VREF = 5 V)
ADS8864 C014_SBAS572.png
Figure 17. SINAD vs Reference Voltage
ADS8864 C016_SBAS572.png
Figure 19. THD vs Reference Voltage
ADS8864 C018_SBAS572.png
Figure 21. SNR vs Temperature
ADS8864 C020_SBAS572.png
Figure 23. ENOB vs Temperature
ADS8864 C022_SBAS572.png
Figure 25. SFDR vs Temperature
ADS8864 C024_SBAS572.png
Figure 27. SINAD vs Input Frequency
ADS8864 C026_SBAS572.png
Figure 29. THD vs Input Frequency
ADS8864 C028_SBAS572.png
Figure 31. Supply Current vs Temperature
ADS8864 C030_SBAS572.png
Figure 33. Supply Current vs Throughput
ADS8864 C032_SBAS547.png
Figure 35. Power-Down Current vs Temperature
ADS8864 C034_SBAS572.png
Figure 37. Gain Error vs Temperature
ADS8864 C008_SBAS569.png
Figure 39. Typical Distribution of Offset Error
ADS8864 C010_SBAS569.png
Figure 41. Typical Distribution of Integral
Nonlinearity (Minimum and Maximum)
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |