ZHCSPJ8B December 2021 – December 2023 AM2732 , AM2732-Q1
PRODUCTION DATA
AM273x integrates two, 4-lane MIPI CSI-2, D-PHY receiver peripherals: CSI2 receiver 0 (CSI2_RX0) and CSI2 receiver 1 (CSI2_RX1). Each peripheral can be used for capturing sensor data samples. The CSI2 interface is also capable of operating as a hardware-in-the-loop (HIL) interface, allowing for the playback of recorded data for development or diagnostic purposes.
Please reference the MIPI CSI-2 D-PHY standard revision 1.2 for full receiver timing requirements. Please reference the AM273x TRM for a complete description of all programmable options.