米6体育平台手机版

ZHCSHS2C may 2017 – january 2022 AWR1443

PRODUCTION DATA

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)

ABL|161

散热焊盘机械数据 (封装 | 引脚)

订购信息

8.9.10.2 Timing Requirements for QSPI Input (Read) Timings⁽¹⁾⁽²⁾

		MIN	UNIT
t_su(D-SCLK)	Setup time, d[3:0] valid before falling sclk edge (Q12)	7.3	ns
t_h(SCLK-D)	Hold time, d[3:0] valid after falling sclk edge (Q13)	1.5	ns
t_su(D-SCLK)	Setup time, final d[3:0] bit valid before final falling sclk edge	7.3 – P⁽³⁾	ns
t_h(SCLK-D)	Hold time, final d[3:0] bit valid after final falling sclk edge	1.5 + P⁽³⁾	ns

(1) Clock Mode 0 (clk polarity = 0 ; clk phase = 0 ) is the mode of operation.

(2) The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although non-standard, the falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.

(3) P = SCLK period in ns.

封装选项

机械数据 (封装 | 引脚)

散热焊盘机械数据 (封装 | 引脚)

订购信息

8.9.10.2 Timing Requirements for QSPI Input (Read) Timings(1)(2)

8.9.10.2 Timing Requirements for QSPI Input (Read) Timings⁽¹⁾⁽²⁾