ZHCSJZ6D June 2019 – December 2021 BQ25618 , BQ25619
PRODUCTION DATA
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.