ZHCSLT1B december   2020  – july 2023 BQ25672

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Revision History
  6. 5 说明（续）
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Device Power-On-Reset
      2. 8.3.2  PROG Pin Configuration
      3. 8.3.3  Device Power Up from Battery without Input Source
      4. 8.3.4  Device Power Up from Input Source
        1. 8.3.4.1 Power Up REGN LDO
        2. 8.3.4.2 Poor Source Qualification
        3. 8.3.4.3 ILIM_HIZ Pin
        4. 8.3.4.4 Default VINDPM Setting
        5. 8.3.4.5 Input Source Type Detection
          1. 8.3.4.5.1 D+/D– Detection Sets Input Current Limit
          2. 8.3.4.5.2 HVDCP Detection Procedure
          3. 8.3.4.5.3 Connector Fault Detection
      5. 8.3.5  Dual-Input Power Mux
        1. 8.3.5.1 VBUS Input Only
        2. 8.3.5.2 One ACFET-RBFET
        3. 8.3.5.3 Two ACFETs-RBFETs
      6. 8.3.6  Buck Converter Operation
        1. 8.3.6.1 Force Input Current Limit Detection
        2. 8.3.6.2 Input Current Optimizer (ICO)
        3. 8.3.6.3 Maximum Power Point Tracking for Small PV Panel
        4. 8.3.6.4 Pulse Frequency Modulation (PFM)
        5. 8.3.6.5 Device HIZ State
      7. 8.3.7  USB On-The-Go (OTG)
        1. 8.3.7.1 OTG Mode to Power External Devices
      8. 8.3.8  Power Path Management
        1. 8.3.8.1 Narrow Voltage DC Architecture
        2. 8.3.8.2 Dynamic Power Management
      9. 8.3.9  Battery Charging Management
        1. 8.3.9.1 Autonomous Charging Cycle
        2. 8.3.9.2 Battery Charging Profile
        3. 8.3.9.3 Charging Termination
        4. 8.3.9.4 Charging Safety Timer
        5. 8.3.9.5 Thermistor Qualification
          1. 8.3.9.5.1 JEITA Guideline Compliance in Charge Mode
          2. 8.3.9.5.2 Cold/Hot Temperature Window in OTG Mode
      10. 8.3.10 Integrated 16-Bit ADC for Monitoring
      11. 8.3.11 Status Outputs ( STAT, and INT)
        1. 8.3.11.1 Charging Status Indicator (STAT Pin)
        2. 8.3.11.2 Interrupt to Host ( INT)
      12. 8.3.12 Ship FET Control
        1. 8.3.12.1 Shutdown Mode
        2. 8.3.12.2 Ship Mode
        3. 8.3.12.3 System Power Reset
      13. 8.3.13 Protections
        1. 8.3.13.1 Voltage and Current Monitoring
          1. 8.3.13.1.1  VAC Over-voltage Protection (VAC_OVP)
          2. 8.3.13.1.2  VBUS Over-voltage Protection (VBUS_OVP)
          3. 8.3.13.1.3  VBUS Under-voltage Protection (POORSRC)
          4. 8.3.13.1.4  System Over-voltage Protection (VSYS_OVP)
          5. 8.3.13.1.5  System Short Protection (VSYS_SHORT)
          6. 8.3.13.1.6  Battery Over-voltage Protection (VBAT_OVP)
          7. 8.3.13.1.7  Battery Over-current Protection (IBAT_OCP)
          8. 8.3.13.1.8  Input Over-current Protection (IBUS_OCP)
          9. 8.3.13.1.9  OTG Over-voltage Protection (OTG_OVP)
          10. 8.3.13.1.10 OTG Under-voltage Protection (OTG_UVP)
        2. 8.3.13.2 Thermal Regulation and Thermal Shutdown
      14. 8.3.14 Serial Interface
        1. 8.3.14.1 Data Validity
        2. 8.3.14.2 START and STOP Conditions
        3. 8.3.14.3 Byte Format
        4. 8.3.14.4 Acknowledge (ACK) and Not Acknowledge (NACK)
        5. 8.3.14.5 Target Address and Data Direction Bit
        6. 8.3.14.6 Single Write and Read
        7. 8.3.14.7 Multi-Write and Multi-Read
    4. 8.4 Device Functional Modes
      1. 8.4.1 Host Mode and Default Mode
      2. 8.4.2 Register Bit Reset
    5. 8.5 Register Map
      1. 8.5.1 I2C Registers
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Inductor Selection
        2. 9.2.2.2 Input (VBUS / PMID) Capacitor
        3. 9.2.2.3 Output (VSYS) Capacitor
      3. 9.2.3 Application Curves
  11. 10Power Supply Recommendations
  12. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 第三方米6体育平台手机版_好二三四免责声明
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 接收文档更新通知
    4. 12.4 支持资源
    5. 12.5 Trademarks
    6. 12.6 静电放电警告
    7. 12.7 术语表
  14. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7.7 Typical Characteristics

CVBUS = 2*10µF, CPMID= 3*10µF, CSYS = 5*10µF, CBAT = 2*10µF, L1 = 1µH (SPM6530T-1R0M120) and L2 = 2.2µH (WE-LHMI-74437346022)

GUID-20210416-CA0I-T9NT-WVWT-Z4FR4XFJZFXP-low.svg
VBAT = 4V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-1 1s Battery Charge Efficiency, 750 kHz
GUID-20210416-CA0I-S0XP-SVRW-N5PZJXRN04DK-low.svg
VBAT = 8V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-3 2s Battery Charge Efficiency, 750 kHz
GUID-20210416-CA0I-9HCH-FCRL-PJQKVXGTN229-low.svg
VBAT = 12V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-5 3s Battery Charge Efficiency, 750 kHz
GUID-20210416-CA0I-W1QP-V1MC-N4CRFZH5N4ZZ-low.svg
VBAT = 16V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-7 4s Battery Charge Efficiency, 750 kHz
GUID-20210428-CA0I-PSWH-1QW4-WSBLWPP45W1F-low.svg
VBAT = 4.2V, Fsw = 750 kHz with L2 = 2.2 µH, PFM disabled
Figure 7-9 1s Battery OTG Efficiency, 750 kHz
GUID-20210428-CA0I-M08H-NSM4-SBK1FW7SH7V0-low.svg
VBAT = 8.4V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-11 2s Battery OTG Efficiency, 750 kHz
GUID-20210428-CA0I-FZGG-QVXP-BGM7PGMJKS7X-low.svg
VBAT = 12.6V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-13 3s Battery OTG Efficiency, 750 kHz
GUID-20210428-CA0I-XVJD-MCSP-JQGXLT9QZV0L-low.svg
VBAT = 16.8V, Fsw = 750 kHz with L2 = 2.2µH, PFM disabled
Figure 7-15 4s Battery OTG Efficiency, 750 kHz
GUID-FE04793C-C814-4A27-AD3F-FD1D554E66D1-low.gif
VBAT = 8V, Fsw = 1.5MHz with L1 = 1µH
Figure 7-17 Input Current Regulation (IINDPM) Accuracy
GUID-20210427-CA0I-M2QB-PDZW-BZZN2D5HVW7M-low.svg
VBAT = 8.4V, Fsw = 1.5MHz with L1 = 1µH
Figure 7-19 OTG Voltage Regulation (VOTG) Accuracy
GUID-20210427-CA0I-JKCC-2HKH-QTKF7HGH3BLX-low.svg
VBAT = 4V, Fsw = 1.5 MHz with L1 = 1.0 µH, PFM disabled
Figure 7-2 1s Battery Charge Efficiency, 1.5 MHz
GUID-20210427-CA0I-HZ8Q-6PT3-FXRJDT0JNCNW-low.svg
VBAT = 8V, Fsw = 1.5 MHz with L1 = 1µH, PFM disabled
Figure 7-4 2s Battery Charge Efficiency, 1.5 MHz
GUID-20210427-CA0I-GBGF-97NV-RLS0BLQ6BLVV-low.svg
VBAT = 12V, Fsw = 1.5 MHz with L1 = 1µH, PFM disabled
Figure 7-6 3s Battery Charge Efficiency, 1.5 MHz
GUID-20210427-CA0I-21HZ-HTLD-WLDTW3KFH96L-low.svg
VBAT = 16V, Fsw = 1.5 MHz with L1 = 1µH, PFM disabled
Figure 7-8 4s Battery Charge Efficiency, 1.5 MHz
GUID-20210428-CA0I-D51H-KP4X-RZPRFXJTPKJ0-low.svg
VBAT = 4.2V, Fsw = 1.5 MHz with L1 = 1µH, PFM disabled
Figure 7-10 1s Battery OTG Efficiency, 1.5 MHz
GUID-20210428-CA0I-JMCR-STWK-NCLTPRCKRNJ5-low.svg
VBAT = 8.4V, Fsw = 1.5MHz with L1 = 1µH, PFM disabled
Figure 7-12 2s Battery OTG Efficiency, 1.5 MHz
GUID-20210428-CA0I-LGKQ-SZN2-1W9JKGNHWHKZ-low.svg
VBAT = 12.6V, Fsw = 1.5 MHz with L1 = 1µH, PFM disabled
Figure 7-14 3s Battery OTG Efficiency, 1.5 MHz
GUID-20210428-CA0I-VCCX-VHGN-VKKWGG0LLCLZ-low.svg
VBAT = 16.8V, Fsw = 1.5 MHz with L1 = 1µH, PFM disabled
Figure 7-16 4s Battery OTG Efficiency, 1.5 MHz
GUID-8EDDB9E8-612E-4641-B088-CF49BA2DD61B-low.gif
VBAT = 8V, Fsw = 1.5MHz with L1 = 1µH
Figure 7-18 Input Voltage Regulation (VINDPM) Accuracy
GUID-9284EB66-7BA4-4381-B4D9-7DA8E6B410EA-low.gif
VBUS = 9V, Fsw = 1.5MHz with L1 = 1µH, ISYS = 0A, Charge Disabled
Figure 7-20 Offset Voltage of SYS Regulation above VBAT
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |