8.3.9.2 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256-µs INT pulse.

1. Good input source detected
   • V_VBUS < V_{VBUS_OV} threshold
   • V_VBUS > V_POORSRC when I_POORSRC current is applied (not a poor source)
2. VBUS_STAT changes state (VBUS_STAT any bit change)
3. Good input source removed
4. Entering IINDPM regulation
5. Entering VINDPM regulation
6. Entering IC junction temperature regulation (TREG)
7. I²C Watchdog timer expired
   • At initial power up, this INT gets asserted to signal I²C is ready for communication
8. Charger status changes state (CHRG_STAT value change), including Charge Complete
9. TS_STAT changes state (TS_STAT any bit change)
10. VBUS overvoltage detected (VBUS_OVP)
11. Junction temperature shutdown (TSHUT)
12. Battery overvoltage detected (BATOVP)
13. Charge safety timer expired
14. A rising edge on any of the *_STAT bits

Each one of these INT sources can be masked off to prevent INT pulses from being sent out when they occur. Three bits exist for each one of these events:

• The STAT bit holds the current status of each INT source
• The FLAG bit holds information on which source produced an INT, regardless of the current status
• The MASK bit is used to prevent the device from sending out INT for each particular event

When one of the above conditions occurs (a rising edge on any of the *_STAT bits), the device sends out an INT pulse and keeps track of which source generated the INT via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.

Figure 26. INT Generation Behavior Example