ZHCS692C October 2010 – October 2015
PRODUCTION DATA.
PIN | TYPE(1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
BAT | 2 | P | Alternate power source |
CHG | 1 | O | Charge N-FET gate drive |
DSG | 30 | O | Discharge N-FET gate drive |
FUSE | 26 | O | Fuse drive |
NC | 14 | — | Not internally connected. Connect to VSS. |
NC | 16 | — | Not internally connected. Connect to VSS. |
NC | 17 | — | Not internally connected. Connect to VSS. |
NC | 18 | — | Not internally connected. Connect to VSS. |
NC | 19 | — | Not internally connected. Connect to VSS. |
NC | 20 | — | Not internally connected. Connect to VSS. |
PACK | 29 | P | Alternate power source |
PCHG | 28 | I/OD | Precharge P-FET gate drive |
PRES | 12 | I | Host system present input |
RBI | 21 | P | RAM backup |
REG25 | 22 | P | 2.5-V regulator output |
REG33 | 24 | P | 3.3-V regulator output |
SMBC | 15 | I/OD | SMBus v1.1 clock line |
SMBD | 13 | I/OD | SMBus v1.1 data line |
SRN | 10 | AI | Differential Coulomb Counter input |
SRP | 9 | AI | Differential Coulomb Counter input |
TEST | 25 | — | Test pin, connect to VSS through 2-kΩ resistor. |
TS1 | 8 | AI | Temperature sensor 1 thermistor input |
TS2 | 11 | AI | Temperature sensor 2 thermistor input |
VC1 | 3 | I | Sense input for positive voltage of top most cell in stack and cell balancing input for top most cell in stack |
VC2 | 4 | I | Sense input for positive voltage of third lowest cell in stack and cell balancing input for third lowest cell in stack |
VC3 | 5 | I | Sense input for positive voltage of second lowest cell in stack and cell balancing input for second lowest cell in stack |
VC4 | 6 | I | Sense input for positive voltage of lowest cell in stack and cell balancing input for lowest cell in stack |
VCC | 27 | P | Power supply voltage |
VSS | 7 | P | Device ground |
VSS | 23 | P | Device ground |