ZHCSGX4C June 2017 – April 2021 BQ40Z50-R2
PRODUCTION DATA
PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
---|---|---|---|
1 | PBI | P(1) | Power supply backup input pin. Connect to the 2.2-µF capacitor to VSS. |
2 | VC4 | IA | Sense voltage input pin for the most positive cell, and balance current input for the most positive cell. Should be connected to the positive terminal of the fourth cell from the bottom of the stack with a 100-Ω series resistor and a 0.1-μF capacitor to VC3. If not used, connect to VC3. |
3 | VC3 | IA | Sense voltage input pin for the third-most positive cell, balance current input for the third-most positive cell, and return balance current for the most positive cell. Should be connected to the positive terminal of the third cell from the bottom of the stack with a 100-Ω series resistor and a 0.1-μF capacitor to VC2. If not used, connect to VC2. |
4 | VC2 | IA | Sense voltage input pin for the second-most positive cell, balance current input for the second-most positive cell, and return balance current for the third-most positive cell. Should be connected to the positive terminal of the second cell from the bottom of the stack with a 100-Ω series resistor and a 0.1-μF capacitor to VC1. If not used, connect to VC1. |
5 | VC1 | IA | Sense voltage input pin for the least positive cell, balance current input for the least positive cell, and return balance current for the second-most positive cell. Should be connected to the positive terminal of the first cell from the bottom of the stack with a 100-Ω series resistor and a 0.1-μF capacitor to VSS. |
6 | SRN | I | Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor. |
7 | NC | — | Not internally connected. It is okay to leave floating or to tie to VSS. |
8 | SRP | I | Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor. |
9 | VSS | P | Device ground |
10 | TS1 | IA | Temperature sensor 1 thermistor input pin. Connect to thermistor-1. If not used, connect directly to VSS and configure data flash accordingly. |
11 | TS2 | IA | Temperature sensor 2 thermistor input pin. Connect to thermistor-2. If not used, connect directly to VSS and configure data flash accordingly. |
12 | TS3 | IA | Temperature sensor 3 thermistor input pin. Connect to thermistor-3. If not used, connect directly to VSS and configure data flash accordingly. |
13 | TS4 | IA | Temperature sensor 4 thermistor input pin. Connect to thermistor-4. If not used, connect directly to VSS and configure data flash accordingly. |
14 | NC | — | Not internally connected. It is okay to leave floating or to tie to VSS. |
15 | BTP_INT | O | Battery Trip Point (BTP) interrupt output. If not used, connect directly to VSS. |
16 | PRES or SHUTDN | I | Host system present input for removable battery pack or emergency system shutdown input for embedded pack. A pullup is not required for this pin. If not used, connect directly to VSS. |
17 | DISP | — | Display control for LEDs. If not used, connect directly to VSS. |
18 | SMBD | I/OD | SMBus data pin |
19 | SMBC | I/OD | SMBus clock pin |
20 | LEDCNTLA | — | LED display segment that drives the external LEDs depending on the firmware configuration. If LEDs are not used, these pins can be left floating or connected to VSS through a 20-kΩ resistor. |
21 | LEDCNTLB | — | LED display segment that drives the external LEDs depending on the firmware configuration. If LEDs are not used, these pins can be left floating or connected to VSS through a 20-kΩ resistor. |
22 | LEDCNTLC | — | LED display segment that drives the external LEDs depending on the firmware configuration. If LEDs are not used, these pins can be left floating or connected to VSS through a 20-kΩ resistor. |
23 | PTC | IA | Safety PTC thermistor input pin. To disable, connect both PTC and PTCEN to VSS. |
24 | PTCEN | IA | Safety PTC thermistor enable input pin. Connect to BAT. To disable, connect both PTC and PTCEN to VSS. |
25 | FUSE | O | Fuse drive output pin. If not used, connect directly to VSS. |
26 | VCC | P | Secondary power supply input |
27 | PACK | IA | Pack sense input pin |
28 | DSG | O | NMOS Discharge FET drive output pin. If not used, it can be left floating or connected to VSS through a 20-kΩ resistor. |
29 | NC | — | Not internally connected. It is okay to leave floating or to tie to VSS. |
30 | PCHG | O | PMOS Precharge FET drive output pin. If not used, it can be left floating or connected to VSS through a 20-kΩ resistor. |
31 | CHG | O | NMOS Charge FET drive output pin. If not used, it can be left floating or connected to VSS through a 20-kΩ resistor. |
32 | BAT | P | Primary power supply input pin |