ZHCSG63C December 2013 – July 2018
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
UVLO | Undervoltage lockout | VRECT: 0 V → 3 V | 2.6 | 2.7 | 2.8 | V | |
VHYS | Hysteresis on UVLO | VRECT: 3 V → 2 V | 250 | mV | |||
Hysteresis on OVP | VRECT: 16 V → 5 V | 150 | mV | ||||
VRECT-OVP | Input overvoltage threshold | VRECT: 5 V → 16 V | 14.5 | 15 | 15.5 | V | |
VRECT-REG | Dynamic VRECT threshold 1 | ILOAD < 0.1 x IIMAX (ILOAD rising) | 7.08 | V | |||
Dynamic VRECT threshold 2 | 0.1 x IIMAX < ILOAD < 0.2 x IIMAX
(ILOAD rising) |
6.28 | |||||
Dynamic VRECT threshold 3 | 0.2 x IIMAX < ILOAD < 0.4 x IIMAX
(ILOAD rising) |
5.53 | |||||
Dynamic VRECT threshold 4 | ILOAD > 0.4 x IIMAX (ILOAD rising) | 5.11 | |||||
VRECT TRACKING | In current limit voltage above VOUT | VO+0.25 | |||||
ILOAD | ILOAD hysteresis for dynamic VRECT thresholds as a % of IILIM | ILOAD falling | 4% | ||||
VRECT-DPM | Rectifier undervoltage protection, restricts IOUT at VRECT-DPM | 3 | 3.1 | 3.2 | V | ||
VRECT-REV | Rectifier reverse voltage protection at the output | VRECT-REV = VOUT – VRECT,
VOUT = 10 V |
8 | 9 | V | ||
QUIESCENT CURRENT | |||||||
IRECT | Active chip quiescent current consumption from RECT | ILOAD = 0 mA, 0°C ≤ TJ ≤ 85°C | 8 | 10 | mA | ||
ILOAD = 300 mA,
0°C ≤ TJ ≤ 85°C |
2 | 3 | mA | ||||
IOUT | Quiescent current at the output when wireless power is disabled (Standby) | VOUT = 5 V, 0°C ≤ TJ ≤ 85°C | 20 | 35 | µA | ||
ILIM SHORT CIRCUIT | |||||||
RILIM | Highest value of ILIM resistor considered a fault (short). Monitored for IOUT > 100 mA | RILIM: 200 Ω → 50 Ω. IOUT latches off, cycle power to reset | 120 | Ω | |||
tDGL | Deglitch time transition from ILIM short to IOUT disable | 1 | ms | ||||
ILIM_SC | ILIM-SHORT,OK enables the ILIM short comparator when IOUT is greater than this value | ILOAD: 0 mA → 200 mA | 120 | 145 | 165 | mA | |
Hysteresis for ILIM-SHORT,OK comparator | ILOAD: 0 mA → 200 mA | 30 | mA | ||||
IOUT | Maximum output current limit, CL | Maximum ILOAD that will be delivered for 1 ms when ILIM is shorted | 2.45 | A | |||
OUTPUT | |||||||
VOUT-REG | Regulated output voltage | ILOAD = 500 mA | 4.96 | 5 | 5.04 | V | |
ILOAD = 10 mA | 4.97 | 5.01 | 5.05 | ||||
KILIM | Current programming factor for hardware protection | RLIM = KILIM / IILIM, where IILIM is the hardware current limit.
IOUT = 500 mA |
303 | 314 | 321 | AΩ | |
KIMAX | Current programming factor for the nominal operating current | IIMAX = KIMAX / RLIM where IMAX is the maximum normal operating current.
IOUT = 500 mA |
262 | AΩ | |||
IOUT | Current limit programming range | 750 | mA | ||||
ICOMM | Current limit during WPC communication | IOUT > 300 mA | IOUT + 50 | mA | |||
IOUT < 300 mA | 343 | 378 | 425 | mA | |||
tHOLD | Holdoff time for the communication current limit during start-up | 1 | s | ||||
TS / CTRL | |||||||
VTS | Internal TS bias voltage | ITS-Bias < 100 µA (periodically driven see tTS-CTRL) | 2 | 2.2 | 2.4 | V | |
VCOLD | Rising threshold | VTS: 50% → 60% | 56.5 | 58.7 | 60.8 | %VTS-Bias | |
Falling hysteresis | VTS: 60% → 50% | 2 | |||||
VHOT | Falling threshold | VTS: 20% → 15% | 18.5 | 19.6 | 20.7 | ||
Rising hysteresis | VTS: 15% → 20% | 3 | |||||
VCTRL | CTRL pin threshold for a high | VTS-CTRL: 50 → 150 mV | 80 | 100 | 130 | mV | |
CTRL pin threshold for a low | VTS-CTRL: 150 → 50 mV | 50 | 80 | 100 | |||
tTS-CTRL | Time VTS-Bias is active when TS measurements occur | Synchronous to the communication period | 24 | ms | |||
tTS | Deglitch time for all TS comparators | 10 | ms | ||||
RTS | Pullup resistor for the NTC network. Pulled up to the voltage bias. | 18 | 20 | 22 | kΩ | ||
THERMAL PROTECTION | |||||||
TJ | Thermal shutdown temperature | 155 | °C | ||||
Thermal shutdown hysteresis | 20 | ||||||
OUTPUT LOGIC LEVELS ON CHG | |||||||
VOL | Open-drain CHG pin | ISINK = 5 mA | 500 | mV | |||
IOFF | CHG leakage current when disabled | VCHG = 20 V | 1 | µA | |||
COMM PIN | |||||||
RDS(ON) | COMM1 and COMM2 | VRECT = 2.6 V | 1.5 | Ω | |||
fCOMM | Signaling frequency on COMM pin | 2 | Kbps | ||||
IOFF | Comm pin leakage current | VCOMM1 = 20 V, VCOMM2 = 20 V | 1 | µA | |||
CLAMP PIN | |||||||
RDS(ON) | CLAMP1 and CLAMP2 | 0.8 | Ω | ||||
ADAPTER ENABLE | |||||||
VAD-EN | VAD rising threshold voltage. EN-UVLO | VAD 0 V → 5 V | 3.5 | 3.6 | 3.8 | V | |
VAD-EN hysteresis, EN-HYS | VAD 5 V → 0 V | 400 | mV | ||||
IAD | Input leakage current | VRECT = 0 V, VAD = 5 V | 60 | μA | |||
RAD | Pullup resistance from AD-EN to OUT when adapter mode is disabled and VOUT > VAD, EN-OUT | VAD = 0 V, VOUT = 5 V | 200 | 350 | Ω | ||
VAD | Voltage difference between VAD and VAD-EN when adapter mode is enabled, EN-ON | VAD = 5 V, 0°C ≤ TJ ≤ 85°C | 3 | 4.5 | 5 | V | |
SYNCHRONOUS RECTIFIER | |||||||
IOUT | IOUT at which the synchronous rectifier enters half synchronous mode, SYNC_EN | ILOAD : 200 mA → 0 mA | 80 | 100 | 130 | mA | |
Hysteresis for IOUT,RECT-EN (full-synchronous mode enabled) | ILOAD : 0 mA → 200 mA | 25 | mA | ||||
VHS-DIODE | High-side diode drop when the rectifier is in half synchronous mode | IAC-VRECT = 250 mA and
TJ = 25°C |
0.7 | V | |||
EN1 AND EN2 | |||||||
VIL | Input low threshold for EN1 and EN2 | 0.4 | V | ||||
VIH | Input high threshold for EN1 and EN2 | 1.3 | V | ||||
RPD | EN1 and EN2 pull down resistance | 200 | kΩ | ||||
ADC (WPC Related Measurements and Coefficients) | |||||||
IOUT SENSE | Accuracy of the current sense over the load range | IOUT = 300 mA - 500 mA | –1.5% | 0% | 0.9% |