ZHCSJU4I
November 2006 – September 2018
CC1020
PRODUCTION DATA.
1
器件概述
1.1
特性
1.2
应用
1.3
说明
1.4
功能方框图
2
修订历史记录
3
Terminal Configuration and Functions
3.1
Pin Diagram
3.2
Pin Configuration
4
Specifications
4.1
Absolute Maximum Ratings
4.2
ESD Ratings
4.3
Recommended Operating Conditions
4.4
RF Transmit
4.5
RF Receive
4.6
RSSI / Carrier Sense
4.7
Intermediate Frequency (IF)
4.8
Crystal Oscillator
4.9
Frequency Synthesizer
4.10
Digital Inputs and Outputs
4.11
Current Consumption
4.12
Thermal Resistance Characteristics for VQFNP Package
5
Detailed Description
5.1
Overview
5.2
Functional Block Diagram
5.3
Configuration Overview
5.3.1
Configuration Software
5.4
Microcontroller Interface
5.4.1
Configuration Interface
5.4.2
Signal Interface
5.4.3
PLL Lock Signal
5.5
4-wire Serial Configuration Interface
5.6
Signal Interface
5.6.1
Synchronous NRZ Mode
5.6.2
Transparent Asynchronous UART Mode
5.6.3
Synchronous Manchester Encoded Mode
5.6.3.1
Manchester Encoding and Decoding
5.7
Data Rate Programming
5.8
Frequency Programming
5.8.1
Dithering
5.9
Receiver
5.9.1
IF Frequency
5.9.2
Receiver Channel Filter Bandwidth
5.9.3
Demodulator, Bit Synchronizer, and Data Decision
5.9.4
Receiver Sensitivity Versus Data Rate and Frequency Separation
5.9.5
RSSI
5.9.6
Image Rejection Calibration
5.9.7
Blocking and Selectivity
5.9.8
Linear IF Chain and AGC Settings
5.9.9
AGC Settling
5.9.10
Preamble Length and Sync Word
5.9.11
Carrier Sense
5.9.12
Automatic Power-up Sequencing
5.9.13
Automatic Frequency Control
5.9.14
Digital FM
5.10
Transmitter
5.10.1
FSK Modulation Formats
5.10.2
Output Power Programming
5.10.3
TX Data Latency
5.10.4
Reducing Spurious Emission and Modulation Bandwidth
5.11
Input and Output Matching and Filtering
5.12
Frequency Synthesizer
5.12.1
VCO, Charge Pump and PLL Loop Filter
5.12.2
VCO and PLL Self-Calibration
5.12.3
PLL Turn-on Time Versus Loop Filter Bandwidth
5.12.4
PLL Lock Time Versus Loop Filter Bandwidth
5.13
VCO and LNA Current Control
5.14
Power Management
5.15
On-Off Keying (OOK)
5.16
Crystal Oscillator
5.17
Built-in Test Pattern Generator
5.18
Interrupt on Pin DCLK
5.18.1
Interrupt Upon PLL Lock
5.18.2
Interrupt Upon Received Signal Carrier Sense
5.19
PA_EN and LNA_EN Digital Output Pins
5.19.1
Interfacing an External LNA or PA
5.19.2
General Purpose Output Control Pins
5.19.3
PA_EN and LNA_EN Pin Drive
5.20
System Considerations and Guidelines
5.20.1
SRD Regulations
5.20.2
Narrowband Systems
5.20.3
Low Cost Systems
5.20.4
Battery Operated Systems
5.20.5
High Reliability Systems
5.20.6
Frequency Hopping Spread Spectrum Systems (FHSS)
5.21
Antenna Considerations
5.22
Configuration Registers
5.22.1
Memory
6
Applications, Implementation, and Layout
6.1
Application Information
6.1.1
Typical Application
6.2
Design Requirements
6.2.1
Input and Output Matching
6.2.2
Bias Resistor
6.2.3
PLL Loop Filter
6.2.4
Crystal
6.2.5
Additional Filtering
6.2.6
Power Supply Decoupling and Filtering
6.3
PCB Layout Recommendations
7
器件和文档支持
7.1
器件支持
7.1.1
器件命名规则
7.2
文档支持
7.2.1
Community Resources
7.3
商标
7.4
静电放电警告
7.5
Export Control Notice
7.6
Glossary
8
机械、封装和可订购信息
8.1
封装信息
封装选项
机械数据 (封装 | 引脚)
RSS|32
MPQF200B
散热焊盘机械数据 (封装 | 引脚)
RSS|32
QFND548
订购信息
zhcsju4i_oa
5.19
PA_EN and LNA_EN Digital Output Pins
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|