SWRS045F January   2006  – November 2018 CC1021

PRODUCTION DATA.  

  1. 1Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
  2. 2Revision History
  3. 3Terminal Configuration and Functions
    1. 3.1 Pin Diagram
    2. 3.2 Pin Configuration
  4. 4Specifications
    1. 4.1  Absolute Maximum Ratings
    2. 4.2  ESD Ratings
    3. 4.3  Recommended Operating Conditions
    4. 4.4  RF Transmit
    5. 4.5  RF Receive
    6. 4.6  RSSI / Carrier Sense
    7. 4.7  Intermediate Frequency (IF)
    8. 4.8  Crystal Oscillator
    9. 4.9  Frequency Synthesizer
    10. 4.10 Digital Inputs / Outputs
    11. 4.11 Current Consumption
    12. 4.12 Thermal Resistance Characteristics for VQFNP Package
  5. 5Detailed Description
    1. 5.1  Overview
    2. 5.2  Functional Block Diagram
    3. 5.3  Configuration Overview
      1. 5.3.1 Configuration Software
    4. 5.4  Microcontroller Interface
      1. 5.4.1 Configuration Interface
      2. 5.4.2 Signal Interface
      3. 5.4.3 PLL Lock Signal
    5. 5.5  4-wire Serial Configuration Interface
    6. 5.6  Signal Interface
      1. 5.6.1 Synchronous NRZ Mode
      2. 5.6.2 Transparent Asynchronous UART Mode
      3. 5.6.3 Synchronous Manchester Encoded Mode
        1. 5.6.3.1 Manchester Encoding and Decoding
    7. 5.7  Data Rate Programming
    8. 5.8  Frequency Programming
      1. 5.8.1 Dithering
    9. 5.9  Receiver
      1. 5.9.1  IF Frequency
      2. 5.9.2  Receiver Channel Filter Bandwidth
      3. 5.9.3  Demodulator, Bit Synchronizer and Data Decision
      4. 5.9.4  Receiver Sensitivity versus Data Rate and Frequency Separation
      5. 5.9.5  RSSI
      6. 5.9.6  Image Rejection Calibration
      7. 5.9.7  Blocking and Selectivity
      8. 5.9.8  Linear IF Chain and AGC Settings
      9. 5.9.9  AGC Settling
      10. 5.9.10 Preamble Length and Sync Word
      11. 5.9.11 Carrier Sense
      12. 5.9.12 Automatic Power-Up Sequencing
      13. 5.9.13 Automatic Frequency Control
      14. 5.9.14 Digital FM
    10. 5.10 Transmitter
      1. 5.10.1 FSK Modulation Formats
      2. 5.10.2 Output Power Programming
      3. 5.10.3 TX Data Latency
      4. 5.10.4 Reducing Spurious Emission and Modulation Bandwidth
    11. 5.11 Input and Output Matching and Filtering
    12. 5.12 Frequency Synthesizer
      1. 5.12.1 VCO, Charge Pump, and PLL Loop Filter
      2. 5.12.2 VCO and PLL Self-Calibration
      3. 5.12.3 PLL Turn-on Time versus Loop Filter Bandwidth
      4. 5.12.4 PLL Lock Time versus Loop Filter Bandwidth
    13. 5.13 VCO and LNA Current Control
    14. 5.14 Power Management
    15. 5.15 On-Off Keying (OOK)
    16. 5.16 Crystal Oscillator
    17. 5.17 Built-in Test Pattern Generator
    18. 5.18 Interrupt on Pin DCLK
      1. 5.18.1 Interrupt Upon PLL Lock
      2. 5.18.2 Interrupt Upon Received Signal Carrier Sense
    19. 5.19 PA_EN and LNA_EN Digital Output Pins
      1. 5.19.1 Interfacing an External LNA or PA
      2. 5.19.2 General-Purpose Output Control Pins
      3. 5.19.3 PA_EN and LNA_EN Pin Drive
    20. 5.20 System Considerations and Guidelines
      1. 5.20.1 SRD Regulations
      2. 5.20.2 Narrowband Systems
      3. 5.20.3 Low Cost Systems
      4. 5.20.4 Battery Operated Systems
      5. 5.20.5 High Reliability Systems
      6. 5.20.6 Frequency Hopping Spread Spectrum Systems (FHSS)
    21. 5.21 Antenna Considerations
    22. 5.22 Configuration Registers
      1. 5.22.1 Memory
  6. 6Applications, Implementation, and Layout
    1. 6.1 Application Information
      1. 6.1.1 Typical Application
    2. 6.2 Design Requirements
      1. 6.2.1 Input / Output Matching
      2. 6.2.2 Bias Resistor
      3. 6.2.3 PLL Loop Filter
      4. 6.2.4 Crystal
      5. 6.2.5 Additional Filtering
      6. 6.2.6 Power Supply Decoupling and Filtering
    3. 6.3 PCB Layout Guidelines
  7. 7Device and Documentation Support
    1. 7.1 Device Support
      1. 7.1.1 Device Nomenclature
    2. 7.2 Documentation Support
      1. 7.2.1 Community Resources
    3. 7.3 Trademarks
    4. 7.4 Electrostatic Discharge Caution
    5. 7.5 Export Control Notice
    6. 7.6 Glossary
  8. 8Mechanical Packaging and Orderable Information
    1. 8.1 Packaging Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5.22 Configuration Registers

The configuration of the CC1021 device is done by programming the 8-bit configuration registers. The configuration data based on selected system parameters are most easily found by using the SmartRF™ Studio software. Complete descriptions of the registers are given in Section 5.22.1. After a RESET is programmed, all the registers have default values. The TEST registers also get default values after a RESET, and should not be altered by the user.

TI recommends using the register settings found using the SmartRF™ Studio software. These are the register settings that TI specifies across temperature, voltage and process. Check the TI web site for regularly updates to the SmartRF Studio software.

Table 5-16 CC1021 Device Register Overview

ADDRESS ACRONYM REGISTER NAME
00h MAIN Main control register
01h INTERFACE Interface control register
02h RESET Digital module reset register
03h SEQUENCING Automatic power-up sequencing control register
04h FREQ_2A Frequency register 2A
05h FREQ_1A Frequency register 1A
06h FREQ_0A Frequency register 0A
07h CLOCK_A Clock generation register A
08h FREQ_2B Frequency register 2B
09h FREQ_1B Frequency register 1B
0Ah FREQ_0B Frequency register 0B
0Bh CLOCK_B Clock generation register B
0Ch VCO VCO current control register
0Dh MODEM Modem control register
0Eh DEVIATION TX frequency deviation register
0Fh AFC_CONTROL RX AFC control register
10h FILTER Channel filter / RSSI control register
11h VGA1 VGA control register 1
12h VGA2 VGA control register 2
13h VGA3 VGA control register 3
14h VGA4 VGA control register 4
15h LOCK Lock control register
16h FRONTEND Front end bias current control register
17h ANALOG Analog modules control register
18h BUFF_SWING LO buffer and prescaler swing control register
19h BUFF_CURRENT LO buffer and prescaler bias current control register
1Ah PLL_BW PLL loop bandwidth / charge pump current control register
1Bh CALIBRATE PLL calibration control register
1Ch PA_POWER Power amplifier output power register
1Dh MATCH Match capacitor array control register, for RX and TX impedance matching
1Eh PHASE_COMP Phase error compensation control register for LO I/Q
1Fh GAIN_COMP Gain error compensation control register for mixer I/Q
20h POWERDOWN Power-down control register
21h TEST1 Test register for overriding PLL calibration
22h TEST2 Test register for overriding PLL calibration
23h TEST3 Test register for overriding PLL calibration
24h TEST4 Test register for charge pump and IF chain testing
25h TEST5 Test register for ADC testing
26h TEST6 Test register for VGA testing
27h TEST7 Test register for VGA testing
40h STATUS Status information register (PLL lock, RSSI, calibration ready, and so on)
41h RESET_DONE Status register for digital module reset
42h RSSI Received signal strength register
43h AFC Average received frequency deviation from IF (can be used for AFC)
44h GAUSS_FILTER Digital FM demodulator register
45h STATUS1 Status of PLL calibration results and so on (test only)
46h STATUS2 Status of PLL calibration results and so on (test only)
47h STATUS3 Status of PLL calibration results and so on (test only)
48h STATUS4 Status of ADC signals (test only)
49h STATUS5 Status of channel filter “I” signal (test only)
4Ah STATUS6 Status of channel filter “Q” signal (test only)
4Bh STATUS7 Status of AGC (test only)
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |