ZHCSSA2E April 2023 – September 2024 CC2340R2 , CC2340R5
PRODMIX
PARAMETERS | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
fSCL | SCL clock frequency | 0 | 400 | kHz | ||
tHD,STA | Hold time (repeated) START | fSCL = 100kHz | 4.0 | µs | ||
tHD,STA | Hold time (repeated) START | fSCL > 100kHz | 0.6 | µs | ||
tSU,STA | Setup time for a repeated START | fSCL = 100kHz | 4.7 | µs | ||
tSU,STA | Setup time for a repeated START | fSCL > 100kHz | 0.6 | µs | ||
tHD,DAT | Data hold time | 0 | µs | |||
tSU,DAT | Data setup time | fSCL = 100kHz | 250 | ns | ||
tSU,DAT | Data setup time | fSCL > 100kHz | 100 | ns | ||
tSU,STO | Setup time for STOP | fSCL = 100kHz | 4.0 | µs | ||
tSU,STO | Setup time for STOP | fSCL > 100kHz | 0.6 | µs | ||
tBUF | Bus free time between STOP and START conditions | fSCL = 100kHz | 4.7 | µs | ||
tBUF | Bus free time between STOP and START conditions | fSCL > 100kHz | 1.3 | µs | ||
tSP | Pulse duration of spikes suppressed by input deglitch filter | 50 | ns |