ZHCSKG5C October 2019 – April 2024 CC2652P
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI master and slave up to 4MHz. The SSI modules support configurable phase and polarity.
The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baud-rate generation up to a maximum of 3Mbps.
The I2S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).
The I2C interface is also used to communicate with devices compatible with the I2C standard. The I2C interface can handle 100kHz and 400kHz operation, and can serve as both master and slave.
The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in bold in Section 6. All digital peripherals can be connected to any digital pin on the device.
For more information, see the CC13x2, CC26x2 SimpleLink™ Wireless MCU Technical Reference Manual.