ZHCSOM0 October 2020 DAC43401-Q1 , DAC53401-Q1
PRODUCTION DATA
MIN | NOM | MAX | UNIT | ||
---|---|---|---|---|---|
fSCLK | SCL frequency | 0.1 | MHz | ||
tBUF | Bus free time between stop and start conditions | 4.7 | µs | ||
tHDSTA | Hold time after repeated start | 4 | µs | ||
tSUSTA | Repeated start setup time | 4.7 | µs | ||
tSUSTO | Stop condition setup time | 4 | µs | ||
tHDDAT | Data hold time | 0 | ns | ||
tSUDAT | Data setup time | 250 | ns | ||
tLOW | SCL clock low period | 4700 | ns | ||
tHIGH | SCL clock high period | 4000 | ns | ||
tF | Clock and data fall time | 300 | ns | ||
tR | Clock and data rise time | 1000 | ns |