ZHCSJ19E november 2018 – august 2023 DAC60501 , DAC70501 , DAC80501
PRODUCTION DATA
The MSDB and LSDB contain the data that are passed to the register or registers specified by the command byte, as shown in Table 8-5. The DACx0501 update at the falling edge of the acknowledge signal that follows the LSDB[0] bit.
REGISTER | COMMAND BITS | DATA BITS | ||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
NOOP | LSDB | |||||||||||||||||||
B19 | B18 | B17 | B16 | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | |
NOOP | 0 | 0 | 0 | 0 | NOOP | |||||||||||||||
DEVID | 0 | 0 | 0 | 1 | 0 | RESOLUTION | 0 | 0 | 1 | 0 | RSTSEL | 0 | 0 | 1 | 0 | 1 | 0 | 1 | ||
SYNC | 0 | 0 | 1 | 0 | RESERVED | DAC_SYNC_EN | ||||||||||||||
CONFIG | 0 | 0 | 1 | 1 | RESERVED | REF-PWDWN | RESERVED | DAC_PWDWN | ||||||||||||
GAIN | 0 | 1 | 0 | 0 | RESERVED | REF-DIV | RESERVED | BUF-GAIN | ||||||||||||
TRIGGER | 0 | 1 | 0 | 1 | LDAC | SOFT-RESET [3:0] | ||||||||||||||
STATUS | 0 | 1 | 1 | 1 | RESERVED | REF-ALARM | ||||||||||||||
DAC DATA | 1 | 0 | 0 | 0 | DAC-DATA [15:0] for 16-bit, DAC-DATA [13:0] for 14-bit, DAC-DATA [11:0] for 12-bit, left aligned |