ZHCSJ19E november 2018 – august 2023 DAC60501 , DAC70501 , DAC80501
PRODUCTION DATA
PIN | TYPE | DESCRIPTION | ||
---|---|---|---|---|
NAME | DGS (VSSOP) | DQF (WSON) | ||
AGND | 4 | 3 | Ground | Ground reference point for all circuitry on the device. |
NC | 3 | — | — | No connection. Leave floating. |
NC | 9 | — | — | No connection. Leave floating. |
SCLK/SCL | 6 | 5 | Input | Serial interface clock. SPI or I2C mode. |
SDIN/SDA | 8 | 7 | Input/output | SPI mode: Serial interface data input. Data are clocked into the
input shift register on each falling edge of the SCLK pin. I2C mode: Data are clocked into or out of the input register. This pin is a bidirectional, SDA drain data line that must be connected to the supply voltage with an external pullup resistor. |
SPI2C | 5 | 4 | Input | Interface select pin. Digital interface in SPI mode if SPI2C = 0 Digital interface in I2C mode if SPI2C = 1 SPI2C pin must be kept static after device powers up. |
SYNC/A0 | 7 | 6 | Input | SPI mode: Active low serial data enable. This input is the frame
synchronization signal for the serial data. When the signal goes
low, the serial interface input shift register is enabled. I2C mode: Four-state address input 0. |
VDD | 1 | 1 | Power | Analog supply voltage (2.7 V to 5.5 V) |
VOUT | 2 | 2 | Output | Analog output voltage from the DAC |
VREFIO | 10 | 8 | Input/output | When using the internal reference, this pin is the reference output voltage pin (default). Reference input to the device when operating with external reference. |