ZHCSBX4D June 2013 – December 2021 DAC7760 , DAC8760
PRODUCTION DATA
PARAMETER(1) | MIN | MAX | UNIT | |
---|---|---|---|---|
t1 | SCLK cycle time | 33 | ns | |
t2 | SCLK low time | 13 | ns | |
t3 | SCLK high time | 13 | ns | |
t4 | LATCH delay time | 13 | ns | |
t5 | LATCH high time(2) | 40 | ns | |
t6 | Data setup time | 5 | ns | |
t7 | Data hold time | 7 | ns | |
t8 | LATCH low time | 40 | ns | |
t9 | CLR pulse width | 20 | ns | |
t10 | CLR activation time | 5 | μs |