ZHCSHR4F January 2009 – April 2018 DAC7568 , DAC8168 , DAC8568
PRODUCTION DATA.
Enabling Internal Reference:
To enable the internal reference, write the 32-bit serial command shown in Table 20. When performing a power cycle to reset the device, the internal reference is switched off (default mode). In the default mode, the internal reference is powered down until a valid write sequence is applied to power up the internal reference. If the internal reference is powered up, it automatically powers down when all DACs power down in any of the power-down modes (see the Power Down Modes section). The internal reference automatically powers up when any DAC is powered up.
Disabling Internal Reference:
To disable the internal reference, write the 32-bit serial command shown in Table 21. When performing a power cycle to reset the device, the internal reference is put back into its default mode and switched off (default mode).
DB31 | DB27 | DB23 | DB19 | DB4 | DB0 |
0 | X | X | X | C3 | C2 | C1 | C0 | A3 | A2 | A1 | A0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | F3 | F2 | F1 | F0 |
0 | X | X | X | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
|-- Prefix Bits --| | |- Control Bits -| | | Address Bits | | |-------------------------------------- Data Bits --------------------------------------| | | Feature Bits | |
DB31 | DB27 | DB23 | DB19 | DB4 | DB0 |
0 | X | X | X | C3 | C2 | C1 | C0 | A3 | A2 | A1 | A0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | F3 | F2 | F1 | F0 |
0 | X | X | X | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 |
|-- Prefix Bits --| | |- Control Bits -| | | Address Bits | | |-------------------------------------- Data Bits --------------------------------------| | | Feature Bits | |