ZHCSKH5C May   2008  – November 2019 DAC9881

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     Device Images
      1.      方框图
  4. 4 修订历史记录
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics: AVDD = 5 V
    6. 6.6  Electrical Characteristics: AVDD = 2.7 V
    7. 6.7  Timing Requirements—Standalone Operation Without SDO
    8. 6.8  Timing Requirements—Standalone Operation With SDO and Daisy-Chain Mode
    9. 6.9  Typical Characteristics: AVDD = 5 V
    10. 6.10 Typical Characteristics: AVDD = 2.7 V
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Analog Output
      2. 7.3.2  Reference Inputs
      3. 7.3.3  Output Range
      4. 7.3.4  Input Data Format
      5. 7.3.5  Hardware Reset
      6. 7.3.6  Power-On Reset
        1. 7.3.6.1 Program Reset Value
      7. 7.3.7  Power Down
      8. 7.3.8  Double-Buffered Interface
        1. 7.3.8.1 Load DAC Pin (LDAC)
          1. 7.3.8.1.1 Synchronous Mode
          2. 7.3.8.1.2 Asynchronous Mode
      9. 7.3.9  1.8-V to 5-V Logic Interface
      10. 7.3.10 Power-Supply Sequence
    4. 7.4 Device Functional Modes
      1. 7.4.1 Serial Interface
        1. 7.4.1.1 Input Shift Register
          1. 7.4.1.1.1 Stand-Alone Mode
          2. 7.4.1.1.2 Daisy-Chain Mode
  8. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Bipolar Operation Using the DAC9881
    2. 8.2 Typical Application
      1. 8.2.1 DAC9881 Sample-and-Hold Circuit
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
    3. 8.3 System Example
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11器件和文档支持
    1. 11.1 文档支持
      1. 11.1.1 相关文档
    2. 11.2 接收文档更新通知
    3. 11.3 支持资源
    4. 11.4 商标
    5. 11.5 静电放电警告
    6. 11.6 Glossary
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.5 Electrical Characteristics: AVDD = 5 V

all specifications at TA = TMIN to TMAX, AVDD = 4.75 V to 5.5 V, IOVDD = 1.8 V to 5.5 V, VREFH = 5 V, VREFL = 0 V, and gain = 1X mode (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ACCURACY(1)
Integral linearity error Measured by line passing through codes 2048 and 260096 DAC9881S ±2 ±3 LSB
DAC9881SB ±1 ±2 LSB
Differential linearity error Measured by line passing through codes 2048 and 260096 DAC9881S –1 ±0.75 +2 LSB
DAC9881SB ±0.5 ±1 LSB
Monotonicity 18 Bits
Zero-scale error TA = 25°C, code = 2048 ±16 LSB
TMIN to TMAX, code = 2048 ±32 LSB
Zero-scale drift(2) Code = 2048 ±0.25 ±0.8 ppm/°C of FSR
Gain error TA = 25°C, measured by line passing through codes 2048 and 260096 ±16 ±32 LSB
Gain temperature drift(2) Measured by line passing through codes 2048 and 260096 ±0.25 ±0.4 ppm/°C
PSRR(2) VOUT = full-scale, AVDD = 5 V ±10% 32 LSB/V
ANALOG OUTPUT(2)
Voltage output(3) 0 AVDD V
Output voltage drift vs time Device operating for 500 hours at 25°C 0.1 ppm of FSR
Device operating for 1000 hours at 25°C 0.2 ppm of FSR
Output current(4) 2.5 mA
Maximum load capacitance 200 pF
Short-circuit current 31/–50 mA
REFERENCE INPUT(2)
VREFH input voltage range AVDD = 5.5 V 1.25 5 AVDD V
VREFH input capacitance 5 pF
VREFH input impedance 4.5 kΩ
VREFL input voltage range –0.2 0 0.2 V
VREFL input capacitance 4.5 pF
VREFL input impedance 5 kΩ
DYNAMIC PERFORMANCE(2)
Settling time To ±0.003% FS, RL = 10 kΩ, CL = 50 pF, code 04000h to 3C000h 5 µs
Slew rate From 10% to 90% of 0 V to 5 V 2.5 V/µs
Code change glitch Code = 1FFFFh to 20000h to 1FFFFh VREFH = 5 V, gain = 1X mode 37 nV-s
VREFH = 2.5 V, gain = 1X mode 18 nV-s
VREFH = 1.25 V, gain = 1X mode 9 nV-s
VREFH = 2.5 V, gain = 2X mode 21 nV-s
VREFH = 1.25 V, gain = 2X mode 10 nV-s
Digital feedthrough CS = high, fSCLK = 1 kHz 1 nV-s
Output noise voltage density f = 1 kHz to 100 kHz,
full-scale output		 Gain = 1 24 30 nV/√Hz
Gain = 2 40 48 nV/√Hz
Output noise voltage f = 0.1 Hz to 10 Hz, full-scale output 2 µVPP
DIGITAL INPUTS(2)
High-level input voltage, VIH IOVDD = 4.5 V to 5.5 V 3.8 IOVDD + 0.3 V
IOVDD = 2.7 V to 3.3 V 2.1 IOVDD + 0.3 V
IOVDD = 1.7 V to 2 V 1.5 IOVDD + 0.3 V
Low-level input voltage, VIL IOVDD = 4.5 V to 5.5 V –0.3 0.8 V
IOVDD = 2.7 V to 3.3 V –0.3 0.6 V
IOVDD = 1.7 V to 2 V –0.3 0.3 V
Digital input current (IIN) ±1 ±10 µA
Digital input capacitance 5 pF
DIGITAL OUTPUT(2)
High-level output voltage, VOH IOVDD = 2.7 V to 5.5 V, IOH = –1 mA IOVDD – 0.2 V
IOVDD = 1.7 V to 2 V, IOH = –500 μA IOVDD – 0.2 V
Low-level output voltage, VOL IOVDD = 2.7V to 5.5 V, IOL = 1 mA 0.2 V
IOVDD = 1.7 V to 2 V, IOL = 500 μA 0.2 V
POWER SUPPLY
AVDD 4.75 5 5.5 V
IOVDD 1.7 AVDD V
AIDD VIH = IOVDD, VIL = DGND 0.85 1.5 mA
IOIDD VIH = IOVDD, VIL = DGND 1 10 µA
AIDD power-down PDN pin = IOVDD 25 50 µA
Power dissipation AVDD = 5 V 4.3 7.5 mW
(1) DAC output range is 0 V to 5 V. 1 LSB = 19 μV.
(2) Specified by design; not production tested.
(3) The output from the VOUT pin = [(VREFH – VREFL) / 262144] × CODE × Buffer GAIN + VREFL. The maximum range of VOUT is 0 V to AVDD. The full-scale of the output must be less than AVDD; otherwise, output saturation occurs.
(4) See Figure 26, Figure 27, and Figure 28 for details.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |