ZHCSKH5C
May 2008 – November 2019
DAC9881
PRODUCTION DATA.
1
特性
2
应用
3
说明
Device Images
方框图
4
修订历史记录
5
Pin Configuration and Functions
Pin Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics: AVDD = 5 V
6.6
Electrical Characteristics: AVDD = 2.7 V
6.7
Timing Requirements—Standalone Operation Without SDO
6.8
Timing Requirements—Standalone Operation With SDO and Daisy-Chain Mode
6.9
Typical Characteristics: AVDD = 5 V
6.10
Typical Characteristics: AVDD = 2.7 V
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
Analog Output
7.3.2
Reference Inputs
7.3.3
Output Range
7.3.4
Input Data Format
7.3.5
Hardware Reset
7.3.6
Power-On Reset
7.3.6.1
Program Reset Value
7.3.7
Power Down
7.3.8
Double-Buffered Interface
7.3.8.1
Load DAC Pin (LDAC)
7.3.8.1.1
Synchronous Mode
7.3.8.1.2
Asynchronous Mode
7.3.9
1.8-V to 5-V Logic Interface
7.3.10
Power-Supply Sequence
7.4
Device Functional Modes
7.4.1
Serial Interface
7.4.1.1
Input Shift Register
7.4.1.1.1
Stand-Alone Mode
7.4.1.1.2
Daisy-Chain Mode
8
Application and Implementation
8.1
Application Information
8.1.1
Bipolar Operation Using the DAC9881
8.2
Typical Application
8.2.1
DAC9881 Sample-and-Hold Circuit
8.2.1.1
Design Requirements
8.2.1.2
Detailed Design Procedure
8.2.1.3
Application Curves
8.3
System Example
9
Power Supply Recommendations
10
Layout
10.1
Layout Guidelines
10.2
Layout Example
11
器件和文档支持
11.1
文档支持
11.1.1
相关文档
11.2
接收文档更新通知
11.3
支持资源
11.4
商标
11.5
静电放电警告
11.6
Glossary
12
机械、封装和可订购信息
封装选项
机械数据 (封装 | 引脚)
RGE|24
MPQF124G
散热焊盘机械数据 (封装 | 引脚)
RGE|24
QFND008AA
订购信息
zhcskh5c_oa
zhcskh5c_pm
6.10
Typical Characteristics: AV
DD
= 2.7 V
at T
A
= 25°C, V
REFH
= 2.5 V, V
REFL
= 0 V, and gain = 1X mode (unless otherwise noted)
Figure 44.
Linearity Error vs Digital Input Code
Figure 46.
Linearity Error vs Digital Input Code
Figure 48.
Linearity Error vs Digital Input Code
Figure 50.
Linearity Error vs Reference Voltage
Figure 52.
AVDD Supply Current vs Temperature
Gain = 2X mode
Figure 54.
Reference Current vs Digital Input Code
Figure 56.
Output Voltage vs Drive Current Capability (Operation Near AV
DD
Rail)
Figure 58.
Large-Signal Settling Time
Figure 60.
Large-Signal Settling Time
Figure 62.
Major Carry Glitch
Figure 45.
Differential Linearity Error vs Digital Input Code
Figure 47.
Differential Linearity Error vs Digital Input Code
Figure 49.
Differential Linearity Error vs Digital Input Code
Figure 51.
Differential Linearity Error vs Reference Voltage
Figure 53.
Reference Current vs Digital Input Code
Figure 55.
Output Voltage vs Drive Current Capability
Figure 57.
Output Voltage vs Drive Current Capability (Operation Near AGND Rail)
Figure 59.
Large-Signal Settling Time
Figure 61.
Large-Signal Settling Time
Figure 63.
Major Carry Glitch
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|