ZHCSJA4B January 2019 – May 2022 DLP4500
PRODUCTION DATA
The DLPC350 controller provides the pattern data to the DMD over a double data rate (DDR) interface. Data is clocked on both rising and falling edges of the DCLK.
Table 9-5 describes the signals used for this interface.
DLPC350 SIGNAL NAME | DMD SIGNAL NAME |
---|---|
DMD_D(23:0) | DATA(23:0) |
DMD_DCLK | DCLK |