米6体育平台手机版

ZHCSO64B September 2020 – April 2022 DLP471TE

PRODUCTION DATA

封装选项

机械数据 (封装 | 引脚)

FYN|149
- MCCC007A

散热焊盘机械数据 (封装 | 引脚)

订购信息

zhcso64b_pm

6.1 Absolute Maximum Ratings

Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

		MIN	MAX	UNIT
SUPPLY VOLTAGE
V_DD	Supply voltage for LVCMOS core logic and LVCMOS low speed interface (LSIF)⁽¹⁾	–0.5	2.3	V
V_DDA	Supply voltage for high speed serial interface (HSSI) receivers⁽¹⁾	–0.3	2.2	V
V_OFFSET	Supply voltage for HVCMOS and micromirror electrode⁽¹⁾⁽²⁾	–0.5	11	V
V_BIAS	Supply voltage for micromirror electrode⁽¹⁾	–0.5	19	V
V_RESET	Supply voltage for micromirror electrode⁽¹⁾	–15	0.5	V
\| V_DDA – V_DD \|	Supply voltage delta (absolute value)⁽³⁾		0.3	V
\| V_BIAS – V_OFFSET \|	Supply voltage delta (absolute value)⁽⁴⁾		11	V
\| V_BIAS – V_RESET \|	Supply voltage delta (absolute value)⁽⁵⁾		34	V
INPUT VOLTAGE
	Input voltage for other inputs – LSIF and LVCMOS⁽¹⁾	–0.5	2.45	V
	Input voltage for other inputs – HSSI⁽¹⁾⁽⁶⁾	–0.2	V_DDA	V
LOW SPEED INTERFACE (LSIF)
f_CLOCK	LSIF clock frequency (LS_CLK)		130	MHz
\| V_ID \|	LSIF differential input voltage magnitude⁽⁶⁾		810	mV
I_ID	LSIF differential input current		10	mA
HIGH SPEED SERIAL INTERFACE (HSSI)
f_CLOCK	HSSI clock frequency (DCLK)		1.65	GHz
\| V_ID \|	HSSI differential input voltage magnitude Data Lane⁽⁶⁾		700	mV
\| V_ID \|	HSSI differential input voltage magnitude Clock Lane⁽⁶⁾		700	mV
ENVIRONMENTAL
T_WINDOWand T_ARRAY	Temperature, operating⁽⁷⁾	0	90	°C
T_WINDOWand T_ARRAY	Temperature, non-operating⁽⁷⁾	–40	90	°C
\|T_DELTA\|	Absolute temperature delta between any point on the window edge and the ceramic test point TP1⁽⁸⁾		30	°C
T_DP	Dew point temperature, operating and non–operating (noncondensing)		81	°C

(1) All voltage values are with respect to the ground terminals (V_SS). The following required power supplies must be connected for proper DMD operation: V_DD, V_DDA, V_OFFSET, V_BIAS, and V_RESET. All V_SS connections are also required.

(2) V_OFFSET supply transients must fall within specified voltages.

(3) Exceeding the recommended allowable absolute voltage difference between V_DDA and V_DD may result in excessive current draw.

(4) Exceeding the recommended allowable absolute voltage difference between V_BIAS and V_OFFSET may result in excessive current draw.

(5) Exceeding the recommended allowable absolute voltage difference between V_BIAS and V_RESET may result in excessive current draw.

(6) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. LVDS and HSSI differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.

(7) The highest temperature of the active array (as calculated using Micromirror Array Temperature Calculation) or of any point along the window edge as defined in Figure 7-1. The locations of thermal test points TP2, TP3, TP4 and TP5 in Figure 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.

(8) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 7-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 7-1 are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.