ZHCSN28A March 2021 – May 2022 DLP651NE
PRODUCTION DATA
Unless otherwise specified, TI recommends that all signals follow the 0.005”/0.015” (Trace-Width/Spacing) design rule. Use an analysis of impedance and stack-up requirements to determine and calculate actual trace widths.
Maximize the width of all voltage signals as space permits. Follow the width and spacing requirements listed in Table 10-3.
SIGNAL NAME | MINIMUM TRACE WIDTH (MIL) | MINIMUM TRACE SPACING (MIL) | LAYOUT REQUIREMENT |
---|---|---|---|
GND | MAXIMIZE | 5 | Maximize trace width to connecting pin as a minimum. |
P3P3V | 40 | 15 | Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary with multiple vias. |
P1P8V | 40 | 15 | Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary with multiple vias. |
VOFFSET | 40 | 15 | Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary. |
VRESET | 40 | 15 | Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary. |
VBIAS | 40 | 15 | Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary. |