ZHCSN28A March   2021  – May 2022 DLP651NE

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  Storage Conditions
    3. 6.3  ESD Ratings
    4. 6.4  Recommended Operating Conditions
    5.     11
    6. 6.5  Thermal Information
    7. 6.6  Electrical Characteristics
    8. 6.7  Switching Characteristics
    9.     15
    10. 6.8  Timing Requirements
    11.     17
    12. 6.9  System Mounting Interface Loads
    13.     19
    14. 6.10 Micromirror Array Physical Characteristics
    15.     21
    16. 6.11 Micromirror Array Optical Characteristics
    17.     23
    18. 6.12 Window Characteristics
    19. 6.13 Chipset Component Usage Specification
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Power Interface
      2. 7.3.2 Timing
    4. 7.4 Device Functional Modes
    5. 7.5 Optical Interface and System Image Quality Considerations
      1. 7.5.1 Numerical Aperture and Stray Light Control
      2. 7.5.2 Pupil Match
      3. 7.5.3 Illumination Overfill
    6. 7.6 Micromirror Array Temperature Calculation
    7. 7.7 Micromirror Landed-On/Landed-Off Duty Cycle
      1. 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle
      2. 7.7.2 Landed Duty Cycle and Useful Life of the DMD
      3. 7.7.3 Landed Duty Cycle and Operational DMD Temperature
      4. 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curve
    3. 8.3 Temperature Sensor Diode
  9. Power Supply Recommendations
    1. 9.1 Power Supply Sequence Requirements
    2. 9.2 DMD Power Supply Power-Up Procedure
    3. 9.3 DMD Power Supply Power-Down Procedure
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Impedance Requirements
    3. 10.3 Layers
    4. 10.4 Trace Width, Spacing
    5. 10.5 Power
    6. 10.6 Trace Length Matching Recommendations
  11. 11Device and Documentation Support
    1. 11.1 第三方米6体育平台手机版_好二三四免责声明
    2. 11.2 Device Support
      1. 11.2.1 Device Nomenclature
      2. 11.2.2 Device Markings
    3. 11.3 Documentation Support
      1. 11.3.1 Related Documentation
    4. 11.4 接收文档更新通知
    5. 11.5 支持资源
    6. 11.6 Trademarks
    7. 11.7 Electrostatic Discharge Caution
    8. 11.8 术语表
  12. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Package Option Addendum
      1. 12.1.1 Packaging Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

GUID-A9408626-5AB2-406A-825F-C18A387555F6-low.gif Figure 6-4 LSIF Waveform Requirements
Equation 1. GUID-86B70B5E-DEAE-4ED5-B3F9-D4596C9C56FE-low.gif
Equation 2. GUID-CB0A55B8-52F7-4156-BD0E-A21B0595BED6-low.gif
GUID-2EE69D6B-AC4A-408F-AFA4-D71D8FDB3206-low.gif Figure 6-5 LSIF Timing Requirements
GUID-8616ADC2-8D7E-46B3-B2DB-8B075FE85712-low.gif Figure 6-6 LSIF Rise, Fall Time Slew Rate
GUID-FDDF5431-999B-4C51-B198-7BAB553C5D39-low.gif Figure 6-7 LSIF Voltage Requirements
GUID-BC277C0C-1B71-4A1E-850F-789A36611C4B-low.gif Figure 6-8 LSIF Equivalent Input
GUID-20201210-CA0I-RLZM-FNQW-JTN2JG094DCZ-low.gif Figure 6-9 LVCMOS Input Hysteresis
GUID-7285E8AD-9B33-4BD3-AE34-879847E509E5-low.gif Figure 6-10 LVCMOS Rise, Fall Time Slew Rate
GUID-F1DA5057-BD3C-4AAB-AC99-A4219A84190A-low.gif Figure 6-11 HSSI Waveform Requirements
Equation 3. GUID-EFBAB21F-9428-401B-AD12-063D5AB10813-low.gif
Equation 4. GUID-232DD7CF-78C5-44F9-94BB-B02F47CE52B9-low.gif
GUID-F4A3AD3F-1A08-4FC8-B49E-6472AE384717-low.gif Figure 6-12 HSSI Eye Characteristics
GUID-585FEB2D-4D21-4EAF-93E7-3BF38B16B106-low.gif Figure 6-13 HSSI CLK Characteristics