ZHCSKV8A November 2020 – June 2022 DLP670S
PRODUCTION DATA
Below are additional voltage supply layout examples from the power planes to the individual DMD pins. In general, power supply trace widths must be as wide as possible to reduce impedances.
SIGNAL NAME | MINIMUM TRACE WIDTH TO PINS (MIL) | LAYOUT REQUIREMENT |
---|---|---|
GND | 15 | Maximize trace width to connecting pin |
DMD_P3P3V | 15 | Maximize trace width to connecting pin |
DMD_P1P8V | 15 | Maximize trace width to connecting pin |
VOFFSET | 15 | Create mini plane from the power generation to the DMD input |
VRESET | 15 | Create mini plane from the power generation to the DMD input |
VBIAS | 15 | Create mini plane from the power generation to the DMD input |
All DMD control input/output connections | 10 | Use 10 mil etch to connect all signals/voltages to DMD pads |