DLPS036B September 2014 – October 2016 DLP9000
PRODUCTION DATA.
- 1 Features
- 2 Applications
- 3 Description
- 4 Revision History
- 5 Description (continued)
- 6 Pin Configuration and Functions
-
7 Specifications
- 7.1 Absolute Maximum Ratings
- 7.2 Storage Conditions
- 7.3 ESD Ratings
- 7.4 Recommended Operating Conditions
- 7.5 Thermal Information
- 7.6 Electrical Characteristics
- 7.7 Timing Requirements
- 7.8 Capacitance at Recommended Operating Conditions
- 7.9 Typical Characteristics
- 7.10 System Mounting Interface Loads
- 7.11 Micromirror Array Physical Characteristics
- 7.12 Micromirror Array Optical Characteristics
- 7.13 Optical and System Image Quality
- 7.14 Window Characteristics
- 7.15 Chipset Component Usage Specification
- 8 Parameter Measurement Information
- 9 Detailed Description
- 10Application and Implementation
- 11Power Supply Requirements
- 12Layout
- 13Device and Documentation Support
- 14Mechanical, Packaging, and Orderable Information
11 Power Supply Requirements
11.1 DMD Power Supply Requirements
The following power supplies are all required to operate the DMD: VCC, VCCI, VOFFSET, VBIAS, and VRESET. VSS must also be connected. DMD power-up and power-down sequencing is strictly controlled by the DLPC900 or DLPC910 Controllers within their associated reference designs.
CAUTION
For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. VCC, VCCI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. VSS must also be connected. Failure to meet any of the below requirements will result in a significant reduction in the DMD’s reliability and lifetime. Refer to Figure 19.
11.2 DMD Power Supply Power-Up Procedure
- During power-up, VCC and VCCI must always start and settle before VOFFSET, VBIAS, and VRESET voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in Recommended Operating Conditions. During power-up, VBIAS does not have to start after VOFFSET.
- During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates requirements during power-up are flexible, provided that the transient voltage levels follow the requirements listed in Absolute Maximum Ratings, in Recommended Operating Conditions, and in Figure 19.
- During power-up, LVCMOS input pins shall not be driven high until after VCC and VCCI have settled at operating voltages listed in Recommended Operating Conditions.
11.3 DMD Mirror Park Sequence Requirements
11.3.1 DLP9000
For correct power down operation of the DLP9000 DMD, the following power down procedure must be executed.
Prior to an anticipated power removal, the controlling applications processor must command the DLPC900 to enter Standby mode by using the Power Mode command and then wait for a minimum of 20 ms to allow the DLPC900 to complete the power down procedure. This procedure will assure the mirrors are in a flat state. Following this procedure, the power can be safely removed.
In the event of an unanticipated power loss, the power management system must detect the input power loss, command the DLPC900 to enter Standby mode by using the Power Mode command, and then maintain all operating power levels of the DLPC900 and the DLP9000 DMD for a minimum of 20 ms to allow the DLPC900 to complete the power down procedure. Following this procedure, the power can be allowed to fall below safe operating levels. Refer to the DLPC900 datasheet for more details on power down requirements.
In both anticipated power down and unanticipated power loss, the DLPC900 is commanded over the USB/I2C interface, and then the DLPC900 loads the correct power down sequence to the DMD. Communicating over the USB/I2C and loading the power down sequence accounts for most of the 20 ms. Compared to the DLPC910, the controlling processor only needs to assert the PWR_FLOAT pin and wait for a minimum of 500 µs.
The controlling applications processor can resume normal operations by commanding the DLPC900 to enter Normal mode. See Power Mode command in the DLPC900 Programmer’s Guide DLPU018 for a description of this command.
11.3.2 DLP9000X
For correct power down operation of the DLP9000X DMD, the following power down procedure must be executed.
Prior to an anticipated power removal, assert PWR_FLOAT to the DLPC910 for a minimum of 500 μs to allow the DLPC910 to complete the power down procedure. This procedure will assure the DMD mirrors are in a flat state. Following this procedure, the power can be safely removed.
In the event of an unanticipated power loss, the power management system must detect the input power loss, assert PWR_FLOAT to the DLPC910, and maintain all operating power levels of the DLPC910 and the DLP9000X DMD for a minimum of 500 μs to allow the DLPC910 to complete the power down procedure. Refer to the DLPC910 datasheet for more details on power down requirements.
To restart after assertion of PWR_FLOAT without removing power, the DLPC910 must be reset by setting CTRL_RSTZ low (logic 0) for 50 ms, and then back to high (logic 1), or power to the DLPC910 must be cycled.
11.4 DMD Power Supply Power-Down Procedure
- During power-down, VCC and VCCI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within the specified limit of ground. Refer to Table 5.
- During power-down, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in Recommended Operating Conditions. During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET.
- During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed in Absolute Maximum Ratings, in Recommended Operating Conditions, and in Figure 19.
- During power-down, LVCMOS input pins must be less than specified in Recommended Operating Conditions.
Figure 19. DMD Power Supply Sequencing Requirements
- To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than specified in Recommended Operating Conditions. OEMs may find that the most reliable way to ensure this is to power VOFFSET prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down.
- During power-up, the LVDS signals are less than the input differential voltage (VID) maximum specified in Recommended Operating Conditions. During power-down, LVDS signals are less than the high level input voltage (VIH) maximum specified in Recommended Operating Conditions.
- When system power is interrupted, the DLPC900 and the DLPC910 controllers initiate a hardware power-down that activates PWRDNZ and disables VBIAS, VRESET and VOFFSET after the micromirror park sequence. Software power-down disables VBIAS, VRESET, and VOFFSET after the micromirror park sequence through software control. For either case, enable signals EN_BIAS, EN_OFFSET, and EN_RESET are used to disable VBIAS, VOFFSET, and VRESET, respectively.
- Refer to Table 5.
- Figure not to scale. Details have been omitted for clarity. Refer to Recommended Operating Conditions.
- Refer to DMD Mirror Park Sequence Requirements for details on powering down the DMD.
Table 5. DMD Power-Down Sequence Requirements
| PARAMETER | MIN | MAX | UNIT | |
|---|---|---|---|---|
| VBIAS | Supply voltage level during power–down sequence | 4.0 | V | |
| VOFFSET | 4.0 | V | ||
| VRESET | –4.0 | 0.5 | V | |