ZHCSIA7 May 2018 DLPA4000
PRODUCTION DATA.
Register Address, Default, R/W, Register name. Boldface settings are the hardwired defaults.
NAME | BITS | DESCRIPTION | |||
---|---|---|---|---|---|
0x00, E3, R/W, Chip Identification | |||||
CHIPID | [7:4] | Chip identification number: E (hex) | |||
REVID | [3:0] | Revision number, 3 (hex) | |||
0x01, 82, R/W, Enable Register | |||||
FAST_SHUTDOWN_EN | [7] | 0: Fast shutdown disabled
1: Fast shutdown enabled |
|||
CW_EN | [6] | 0: Color wheel circuitry disabled
1: Color wheel circuitry enabled |
|||
Reserved | [5] | ||||
BUCK_GP2_EN | [4] | 0: General purpose buck2 disabled
1: General purpose buck2 enabled |
|||
Reserved | [3] | ||||
ILLUM_LED_AUTO_OFF_EN | [2] | 0: Illum_led_auto_off_en disabled
1: Illum_led_auto_off_en enabled |
|||
ILLUM_EN | [1] | 0: Illum regulators disabled
1: Illum regulators enabled |
|||
DMD_EN | [0] | 0: DMD regulators disabled
1: DMD regulators enabled |
|||
0x02, 70, R/W, IREG Switch Control | |||||
[7] | Reserved, values don't care | ||||
ILLUM_ILIM | [6:3] | Rlim voltage top-side (mV). Illum current limit = Rlim voltage / Rlim | |||
0000: 17 | 1000: 73 | ||||
0001: 20 | 1001: 88 | ||||
0010: 23 | 1010: 102 | ||||
0011: 25 | 1011: 117 | ||||
0100: 29 | 1100: 133 | ||||
0101: 37 | 1101: 154 | ||||
0110: 44 | 1110: 176 | ||||
0111: 59 | 1111: 197 | ||||
ILLUM_SW_ILIM_EN | [2:0] | Bit2: CH3, MOSFET R transient current limit (0:disabled, 1:enabled)
Bit1: CH2, MOSFET Q transient current limit (0:disabled, 1:enabled) Bit0: CH1, MOSFET P transient current limit (0:disabled, 1:enabled) |
|||
0x03, 00, R/W, SW1_IDAC(1) | |||||
[7:2] | Reserved, values don't care | ||||
SW1_IDAC<9:8> | [1:0] | Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x03 and 0x04).
00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code. …. 11 1111 1111 [150mV/Rlim] |
|||
0x04, 00, R/W, SW1_IDAC(2) | |||||
SW1_IDAC<7:0> | [7:0] | Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x03 and 0x04).
00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code. …. 11 1111 1111 [150mV/Rlim] |
|||
0x05, 00, R/W, SW2_IDAC(1) | |||||
[7:2] | Reserved, value don’t care. | ||||
SW2_IDAC<9:8> | [1:0] | Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x05 and 0x06).
00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code. …. 11 1111 1111 [150mV/Rlim] |
|||
0x06, 00, R/W, SW2_IDAC(2) | |||||
SW2_IDAC<7:0> | [7:0] | Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x05 and 0x06).
00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code. …. 11 1111 1111 [150mV/Rlim] |
|||
0x07, 00, R/W, SW3_IDAC(1) | |||||
[7:2] | Reserved, value don’t care. | ||||
SW3_IDAC<9:8> | [1:0] | Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x07 and 0x08).
00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code. …. 11 1111 1111 [150mV/Rlim] |
|||
0x08, 00, R/W, SW3_IDAC(2) | |||||
SW3_IDAC<7:0> | [7:0] | Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x07 and 0x08).
00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code. …. 11 1111 1111 [150mV/Rlim] |
|||
0x09, 00, R/W, Switch ON/OFF Control | |||||
SW3 | [7] | Only used if DIRECT MODE is enabled (see register 0x2F)
0: SW3 disabled 1: SW3 enabled |
|||
SW2 | [6] | Only used if DIRECT MODE is enabled (see register 0x2F)
0: SW2 disabled 1: SW2 enabled |
|||
SW1 | [5] | Only used if DIRECT MODE is enabled (see register 0x2F)
0: SW1 disabled 1: SW1 enabled |
|||
[4:0] | Reserved, value don’t care. | ||||
0x0A, 00, R/W, Analog Front End (1) | |||||
AFE_EN | [7] | 0: Analog front end disabled
1: Analog front end enabled |
|||
AFE_CAL_DIS | [6] | 0: Calibrated 18x AFE_VGA
1: Uncalibrated 18x AFE_VGA |
|||
AFE_GAIN | [5:4] | Gain analog front end gain
00: Off 01: 1x 10: 9.5x 11: 18x |
|||
AFE_SEL | [3:0] | Selected analog multiplexer input
0000: ILLUM_A_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO <4:0> (reg0x19) 0001: ILLUM_B_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO <4:0> (reg0x19) 0010: VIN/xx, where xx is controlled by ILLUM_LED_AUTO_OFF_SEL <3:0> (reg0x18) 0011: V_LABB 0100: RLIM_K1 0101: RLIM_K2 0110: CH1_SWITCH 0111: CH2_SWITCH 1000: CH3_SWITCH 1001: VREF_1V2 1010: VOTS (Main temperature sense block output voltage) 1011: VPROG1/12 (EEPROM block1 programming voltage divided by 12) 1100: VPROG2/12 (EEPROM block2 programming voltage divided by 12) 1101: ACMPR_IN_1 1110: ACMPR_IN_2 1111: ACMPR_IN_3 |
|||
0x0B, 00, R/W, Analog Front End (2) | |||||
TSAMPLE_SEL | [7:6] | Samples time LABB Sensor (µs)
00: 7 01: 14 10: 21 11: 28 |
|||
SAMPLE_LABB | [5] | 0: LABB SAMPLING disabled
1: START LABB SAMPLING (auto reset to 0 after TSAMPLE_SEL time). |
|||
VLED_OVP_VIN_RATIO | [4:0] | OVP_VIN Division factor. | |||
00000: 3.33 | 01000: 6.10 | 10000: 9.16 | 11000: 12.51 | ||
00001: 4.98 | 01001: 6.23 | 10001: 9.60 | 11001: 12.94 | ||
00010: 5.23 | 01010: 6.67 | 10010: 9.99 | 11010: 13.31 | ||
00011: 5.32 | 01011: 7.11 | 10011: 10.41 | 11011: 13.70 | ||
00100: 5.42 | 01100: 7.50 | 10100: 10.88 | 11100: 14.11 | ||
00101: 5.52 | 01101: 7.96 | 10101: 11.26 | 11101: 14.56 | ||
00110: 5.62 | 01110: 8.34 | 10110: 11.67 | 11110: 15.04 | ||
00111: 5.85 | 01111: 8.77 | 10111: 12.11 | 11111: 15.41 | ||
0x0C, 00, R, Main Status Register | |||||
SUPPLY_FAULT | [7] | 0: No PG or OV failures for any of the LV Supplies
1: PG failures for a LV Supplies |
|||
ILLUM_FAULT | [6] | 0: ILLUM_FAULT = LOW
1: ILLUM_FAULT = HIGH |
|||
PROJ_ON_INT | [5] | 0: PROJ_ON = HIGH
1: PROJ_ON = LOW |
|||
DMD_FAULT | [4] | 0: DMD_FAULT = LOW
1: DMD_FAULT = HIGH |
|||
BAT_LOW_SHUT | [3] | 0: VIN > UVLO_SEL<4:0>
1: VIN < UVLO_SEL<4:0> |
|||
BAT_LOW_WARN | [2] | 0: VIN > LOWBATT_SEL<4:0>
1: VIN < LOWBATT_SEL<4:0> |
|||
TS_SHUT | [1] | 0: Chip temperature < 132.5°C and no violation in V5V0
1: Chip temperature > 156.5°C, or violation in V5V0 |
|||
TS_WARN | [0] | 0: Chip temperature < 121.4°C
1: Chip temperature > 123.4°C |
|||
0x0D, F5, Interrupt Mask Register | |||||
SUPPLY_FAULT_MASK | [7] | 0: Not masked for SUPPLY_FAULT interrupt
1: Masked for SUPPLY_FAULT interrupt |
|||
ILLUM_FAULT_MASK | [6] | 0: Not masked for ILLUM_FAULT interrupt
1: Masked for ILLUM_FAULT interrupt |
|||
PROJ_ON_INT_MASK | [5] | 0: Not masked for PROJ_ON_INT interrupt
1: Masked for PROJ_ON_INT interrupt |
|||
DMD_FAULT_MASK | [4] | 0: Not masked for DMD_FAULT interrupt
1: Masked for DMD_FAULT interrupt |
|||
BAT_LOW_SHUT_MASK | [3] | 0: Not masked for BAT_LOW_SHUT interrupt
1: Masked for BAT_LOW_SHUT interrupt |
|||
BAT_LOW_WARN_MASK | [2] | 0: Not masked for BAT_LOW_WARN interrupt
1: Masked for BAT_LOW_WARN interrupt |
|||
TS_SHUT_MASK | [1] | 0: Not masked for TS_SHUT interrupt
1: Masked for TS_SHUT interrupt |
|||
TS_WARN_MASK | [0] | 0: Not masked for TS_WARN interrupt
1: Masked for TS_WARN interrupt |
|||
0x0E, 00, R/W, Break-Before-Make Delay | |||||
BBM_DELAY | [7:0] | Break before make delay register (ns), step size is 111 ns
0000 0000: 0 0000 0001: 333 0000 0010: 444 0000 0011: 555 …. 1111 1101: 28305 1111 1110: 28416 1111 1111: 28527 |
|||
0x0F, 07, R/W, Fast Shutdown Timing | |||||
VOFS/RESETZ_DELAY | [7:4] | VOFS/RESETZ_DELAY (µs) | |||
0000: 4.000 – 4.445 | 1000: 6.230 – 7.120 | ||||
0001: 8.010 – 8.900 | 1001: 12.46 – 14.24 | ||||
0010: 16.02 – 17.80 | 1010: 24.89 – 28.44 | ||||
0011: 32.00 – 35.55 | 1011: 49.77 – 56.88 | ||||
0100: 63.99 – 71.10 | 1100: 99.5 – 113.8 | ||||
0101: 128.0 – 142.2 | 1101: 199.1 – 227.6 | ||||
0110: 256.0 – 284.5 | 1110: 398.3 – 455.2 | ||||
0111: 512.1 – 569.0 | 1111: 1024.2 – 1138.0 | ||||
VBIAS/VRST_DELAY | [3:0] | VBIAS/VRST_DELAY (µs) | |||
0000: 4.000 – 4.445 | 1000: 6.230 – 7.120 | ||||
0001: 8.010 – 8.900 | 1001: 12.46 – 14.24 | ||||
0010: 16.02 – 17.80 | 1010: 24.89 – 28.44 | ||||
0011: 32.00 – 35.55 | 1011: 49.77 – 56.88 | ||||
0100: 63.99 – 71.10 | 1100: 99.5 – 113.8 | ||||
0101: 128.0 – 142.2 | 1101: 199.1 – 227.6 | ||||
0110: 256.0 – 284.5 | 1110: 398.3 – 455.2 | ||||
0111: 512.1 – 569.0 | 1111: 1024.2 – 1138.0 | ||||
0x10, C0, R/W, VOFS State Duration | |||||
VOFS_STATE_DURATION | [7:5] | Duration of VOFS state (ms)
000: 1 001: 5 010: 10 011: 20 100: 40 101: 80 110: 160 111: 320 |
|||
LOWBATT_SEL | [4:0] | Low Battery level Selection | |||
00000: 3.93 | 01000: 7.27 | 10000: 10.94 | 11000: 14.96 | ||
00001: 5.92 | 01001: 7.43 | 10001: 11.46 | 11001: 15.47 | ||
00010: 6.21 | 01010: 7.95 | 10010: 11.92 | 11010: 15.91 | ||
00011: 6.32 | 01011: 8.46 | 10011: 12.42 | 11011: 16.37 | ||
00100: 6.43 | 01100: 8.93 | 10100: 12.97 | 11100: 16.87 | ||
00101: 6.55 | 01101: 9.47 | 10101: 13.42 | 11101: 17.40 | ||
00110: 6.67 | 01110: 9.92 | 10110: 13.91 | 11110: 17.96 | ||
00111: 6.93 | 01111: 10.42 | 10111: 14.43 | 11111: 18.41 | ||
0x11, 00, R/W, VBIAS State Duration | |||||
VBIAS_STATE_DURATION | [7:5] | Duration of VBIAS state (ms)
000: bypass 001: 5 010: 10 011: 20 100: 40 101: 80 110: 160 111: 320 |
|||
UVLO_SEL | [4:0] | Under Voltage Lockout level Selection | |||
00000: 3.93 | 01000: 7.27 | 10000: 10.94 | 11000: 14.96 | ||
00001: 5.92 | 01001: 7.43 | 10001: 11.46 | 11001: 15.47 | ||
00010: 6.21 | 01010: 7.95 | 10010: 11.92 | 11010: 15.91 | ||
00011: 6.32 | 01011: 8.46 | 10011: 12.42 | 11011: 16.37 | ||
00100: 6.43 | 01100: 8.93 | 10100: 12.97 | 11100: 16.87 | ||
00101: 6.55 | 01101: 9.47 | 10101: 13.42 | 11101: 17.40 | ||
00110: 6.67 | 01110: 9.92 | 10110: 13.91 | 11110: 17.96 | ||
00111: 6.93 | 01111: 10.42 | 10111: 14.43 | 11111: 18.41 | ||
0x14, 00, R/W, GP2 Buck Converter voltage Selection | |||||
BUCK_GP2_TRIM | [7:0] | General purpose2 buck output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV)
00000000 1 V …. 11111111 5 V |
|||
0x16, 00, R/W, Buck Skip Mode | |||||
[7:5] | Reserved, value don’t care. | ||||
BUCK_SKIP_ON | [4:0] | Skip Mode:
Bit4: Buck_GP3 (0:disabled, 1:enabled) Bit3: Buck_GP1 (0:disabled, 1:enabled) Bit2: Buck_GP2 (0:disabled, 1:enabled) Bit1: Buck_DMD1 (0:disabled, 1:enabled) Bit0: Buck_DMD2 (0:disabled, 1:enabled) |
|||
0x17, 02, R/W, User Configuration Selection Register | |||||
DIG_SPI_FAST_SEL | [7] | 0: SPI Clock from 0 to 36 MHz
1: SPI Clock from 20 to 40 MHz |
|||
[6] | Reserved, value don’t care. | ||||
ILLUM_EXT_LSD_CUR_LIM_EN | [5] | 0: Current limiting disabled (External FETs mode)
1: Current limiting enabled (External FETs mode) |
|||
Reserved | [4] | ||||
ILLUM_3A_INT_SWITCH_SEL | [3] | Illum Configuration: most significant bit is ILLUM_EXT_SWITCH_CAP<6> (Reg0x26). Other 4 bits are <3:0> of this register. “x” is don’t care.
x xx00: Off x x110: 2 x 3 A Internal FETs x 0010: 1 x 6 A Internal FETs x 1010: 1 x 3 A Internal FETs 0 xx0x: Off 0 x11x: 2 x 3 A Internal FETs 0 001x: 1 x 6 A Internal FETs 0 101x: 1 x 3 A Internal FETs 0 xxx1: External FETs |
|||
ILLUM_DUAL_OUTPUT_CNTR_SEL | [2] | ||||
ILLUM_INT_SWITCH_SEL | [1] | ||||
ILLUM_EXT_SWITCH_SEL | [0] | ||||
0x18, 00, R/W, OLV -ILLUM_LED_AUTO_OFF_SEL | |||||
ILLUM_OLV_SEL | [7:4] | Illum openloop voltage (V) = 3 + bit value * 1 (stepsize = 1 V)
0000: 3 V 0001: 4 V ... 1110: 17 V 1111: 18 V |
|||
ILLUM_LED_AUTO_OFF_SEL | [3:0] | Bit value | Led Auto Off Level (V) | VIN division factor | |
0000 | 3.93 | 3.33 | |||
0001 | 5.92 | 4.98 | |||
0010 | 6.21 | 5.23 | |||
0011 | 6.32 | 5.32 | |||
0100 | 6.43 | 5.42 | |||
0101 | 6.55 | 5.52 | |||
0110 | 6.67 | 5.62 | |||
0111 | 6.93 | 5.85 | |||
1000 | 7.27 | 6.10 | |||
1001 | 7.95 | 6.67 | |||
1010 | 8.93 | 7.50 | |||
1011 | 9.92 | 8.34 | |||
1100 | 10.94 | 9.16 | |||
1101 | 11.92 | 9.99 | |||
1110 | 12.97 | 10.88 | |||
1111 | 13.91 | 11.67 | |||
0x19, 1F, R/W, Illumination Buck Converter Overvoltage Fault Level | |||||
Reserved | [7:5] | ||||
VLED_OVP_VLED_RATIO | [4:0] | Bit value / OVP VLED Division factor | |||
00000: 3.33 | 01000: 6.10 | 10000: 9.16 | 11000: 12.51 | ||
00001: 4.98 | 01001: 6.23 | 10001: 9.60 | 11001: 12.94 | ||
00010: 5.23 | 01010: 6.67 | 10010: 9.99 | 11010: 13.31 | ||
00011: 5.32 | 01011: 7.11 | 10011: 10.41 | 11011: 13.70 | ||
00100: 5.42 | 01100: 7.50 | 10100: 10.88 | 11100: 14.11 | ||
00101: 5.52 | 01101: 7.96 | 10101: 11.26 | 11101: 14.56 | ||
00110: 5.62 | 01110: 8.34 | 10110: 11.67 | 11110: 15.04 | ||
00111: 5.85 | 01111: 8.77 | 10111: 12.11 | 11111: 15.41 | ||
0x1B, 00, R/W, Color Wheel PWM Voltage(1) | |||||
CW_PWM <7:0> | [7:0] | Least significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PWM voltage (V), step size = 76.294 µV
0x0000 0 V .... 0xFFFF 5 V |
|||
0x1C, 00, R/W, Color Wheel PWM Voltage(2) | |||||
CW_PWM <15:8> | [7:0] | Most significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PWM voltage (V), step size = 76.294 µV
0x0000 0 V .... 0xFFFF 5 V |
|||
0x25, 00, R/W, ILLUM BUCK CONVERTER BANDWIDTH SELECTION | |||||
reserved | [7:4] | ||||
ILLUM_BW_BC1 | [3,2] | ILED CONTROL LOOP BANDWIDTH INCREASE (dB) | |||
00: 0 | |||||
01: 1.9 | |||||
10: 4.7 | |||||
11: 9.3 | |||||
ILLUM_BW_BC2 | [1,0] | ILED CONTROL LOOP BANDWIDTH INCREASE (dB) | |||
00: 0 | |||||
01: 1.9 | |||||
10: 4.7 | |||||
11: 9.3 | |||||
0x26, DF, R, Capability register | |||||
LED_AUTO_TURN_OFF_CAP | [7] | 0: LED_AUTO_TURN_OFF_CAP disabled
1: LED_AUTO_TURN_OFF_CAP enabled |
|||
ILLUM_EXT_SWITCH_CAP | [6] | 0: No external switch control capability
1: External switch control capability included |
|||
CW_CAP | [5] | 0: No color wheel capability
1: Color wheel capability included |
|||
Reserved | [4] | ||||
DMD_LDO1_USE | [3] | 0: LDO1 not used for DMD, voltage set by user register
1: LDO1 used for DMD, voltage set by EEPROM |
|||
DMD_LDO2 _USE | [2] | 0: LDO2 not used for DMD, voltage set by user register
1: LDO2 used for DMD, voltage set by EEPROM |
|||
DMD_BUCK1 _USE | [1] | 0: DMD Buck1 disabled
1: DMD Buck1 used |
|||
DMD_BUCK2 _USE | [0] | 0: DMD Buck2 disabled
1: DMD Buck2 used |
|||
0x27, 00, R, Detailed status register1 (Power good failures for general purpose and illumination blocks) | |||||
BUCK_GP3_PG_FAULT | [7] | 0: No fault
1: Focus motor buck power good failure. Does not initiate a fast shutdown. |
|||
BUCK_GP1_PG_FAULT | [6] | 0: No fault
1: General purpose buck1 power good failure. Does not initiate a fast shutdown. |
|||
BUCK_GP2_PG_FAULT | [5] | 0: No fault
1: General purpose buck2 power good failure. Does not initiate a fast shutdown. |
|||
Reserved | [4] | ||||
ILLUM_BC1_PG_FAULT | [3] | 0: No fault
1: Illum buck converter1 power good failure. Does not initiate a fast shutdown. |
|||
ILLUM_BC2_PG_FAULT | [2] | 0: No fault
1: Illum buck converter2 power good failure. Does not initiate a fast shutdown. |
|||
[1] | Reserved, value always 0 | ||||
[0] | Reserved, value always 0 | ||||
0x28, 00, R, Detailed status register2 (Overvoltage failures for general purpose and illum blocks) | |||||
BUCK_GP3_OV_FAULT | [7] | 0: No fault
1: Focus motor buck overvoltage failure. Does not initiate a fast shutdown. |
|||
BUCK_GP1_OV_FAULT | [6] | 0: No fault
1: General purpose buck1 overvoltage failure. Does not initiate a fast shutdown. |
|||
BUCK_GP2_OV_FAULT | [5] | 0: No fault
1: General purpose buck2 overvoltage failure. Does not initiate a fast shutdown. |
|||
[4] | Reserved, value always 0 | ||||
ILLUM_BC1_OV_FAULT | [3] | 0: No fault
1: Illum buck converter1 overvoltage failure. Does not initiate a fast shutdown. |
|||
ILLUM_BC2_OV_FAULT | [2] | 0: No fault
1: Illum buck converter2 overvoltage failure. Does not initiate a fast shutdown. |
|||
[1] | Reserved, value always 0 | ||||
[0] | Reserved, value always 0 | ||||
0x29, 00, R, Detailed status register3 (Power good failure for DMD related blocks) | |||||
[7] | Reserved, value always 0 | ||||
DMD_PG_FAULT | [6] | 0: No fault
1: VBIAS, VOFS and/or VRST power good failure. Initiates a fast shutdown. |
|||
BUCK_DMD1_PG_FAULT | [5] | 0: No fault
1: Buck1 (used to create DMD voltages) power good failure. Initiates a fast shutdown. |
|||
BUCK_DMD2_PG_FAULT | [4] | 0: No fault
1: Buck2 (used to create DMD voltages) power good failure. Initiates a fast shutdown. |
|||
[3] | Reserved, value always 0 | ||||
[2] | Reserved, value always 0 | ||||
LDO_GP1_PG_FAULT /
LDO_DMD1_PG_FAULT |
[1] | 0: No fault
1: LDO1 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast shutdown. |
|||
LDO_GP2_PG_FAULT /
LDO_DMD2_PG_FAULT |
[0] | 0: No fault
1: LDO2 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast shutdown. |
|||
0x2A, 00, R, Detailed status register4 (Overvoltage failures for DMD related blocks and Color Wheel) | |||||
[7] | Reserved, value always 0 | ||||
[6] | Reserved, value always 0 | ||||
BUCK_DMD1_OV_FAULT | [5] | 0: No fault
1: Buck1 (used to create DMD voltage) overvoltage failure |
|||
BUCK_DMD2_OV_FAULT | [4] | 0: No fault
1: Buck2 (used to create DMD voltage) overvoltage failure |
|||
[3] | Reserved, value always 0 | ||||
[2] | Reserved, value always 0 | ||||
LDO_GP1_OV_FAULT /
LDO_DMD1_OV_FAULT |
[1] | 0: No fault
1: LDO1 (used as general purpose or DMD specific LDO) overvoltage failure |
|||
LDO_GP2_OV_FAULT /
LDO_DMD2_OV_FAULT |
[0] | 0: No fault
1: LDO2 (used as general purpose or DMD specific LDO) overvoltage failure |
|||
0x2B, 01, R, Chip ID extension | |||||
CHIP_ID_EXTENTION | [7:0] | ID extension to distinguish between various configuration options. | |||
0x2C, 00, R/W, ILLUM_LED_AUTO_TURN_OFF_DELAY SETTINGS | |||||
Reserved | [7:4] | TBD | |||
ILLUM_LED_AUTO_TURN_OFF_DELAY | [3:0] | ILLUM_LED_AUTO_TURN_OFF_DELAY (µsec) | |||
0000: 4.000-4.445 | 0100: 63.99-71.10 | 1000: 6.230-7.120 | 1100: 99.5-113.8 | ||
0001: 8.010-8.900 | 0101: 128.0-142.2 | 1001: 12.46-14.24 | 1101: 199.1-227.6 | ||
0010: 16.02-17.80 | 0110: 256.0-284.5 | 1010: 24.89-28.44 | 1110: 398.3-455.2 | ||
0011: 32.00-35.55 | 0111: 512.1-569.0 | 1011: 49.77-56.88 | 1111: 1024.2-1138.0 | ||
0x2E, 00, R/W, User Password | |||||
USER PASSWORD (0xBABE) | [7:0] | Write Consecutively 0xBA and 0xBE to unlock. | |||
0x2F, 00, R/W, User Protection Register | |||||
[7:3] | Reserved, value don’t care. | ||||
EEPROM_PROGRAM | [2] | 0: EEPROM programming disabled
1: Shadow register values programmed to EEPROM |
|||
DIRECT_MODE | [1] | 0: Direct mode disabled
1: Direct mode enabled (register 0x09 to control switched) |
|||
PROTECT_USER_REG | [0] | 0: ALL regular USER registers are WRITABLE, except for READ ONLY registers
1: ONLY USER registers 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, and 0x09 are WRITABLE |
|||
0x30, 00, R/W, User EEPROM Register | |||||
USER_REGISTER1 | [7:0] | User EEPROM Register1 | |||
0x31, 00, R/W, User EEPROM Register | |||||
USER_REGISTER2 | [7:0] | User EEPROM Register2 | |||
0x32, 00, R/W, User EEPROM Register | |||||
USER_REGISTER3 | [7:0] | User EEPROM Register3 | |||
0x33, 00, R/W, User EEPROM Register | |||||
USER_REGISTER4 | [7:0] | User EEPROM Register4 | |||
0x34, 00, R/W, User EEPROM Register | |||||
USER_REGISTER5 | [7:0] | User EEPROM Register5 | |||
0x35, 00, R/W, User EEPROM Register | |||||
USER_REGISTER6 | [7:0] | User EEPROM Register6 |